The final, formatted version of the article will be published soon.
ORIGINAL RESEARCH article
Front. Neurosci.
Sec. Neuromorphic Engineering
Volume 19 - 2025 |
doi: 10.3389/fnins.2025.1511371
Evaluation of Fluxon Synapse Device Based on Superconducting Loops for Energy Efficient Neuromorphic Computing
Provisionally accepted- 1 Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, United States
- 2 Department of Physics, University of California, San Diego, La Jolla, United States
- 3 Deparment of Chemical and NanoEngineering, University of California, San Diego, La Jolla, United States
With Moore's law nearing its end due to the physical scaling limitations of CMOS technology, alternative computing approaches have gained considerable attention as ways to improve computing performance. Here, we evaluate performance prospects of a new approach based on disordered superconducting loops with Josephson-junctions for energy efficient neuromorphic computing. Synaptic weights can be stored as internal trapped fluxon states of three superconducting loops connected with multiple Josephson-junctions (JJ) and modulated by input signals applied in the form of discrete fluxons (quantized flux) in a controlled manner. The stable trapped fluxon state directs the incoming flux through different pathways with the flow statistics representing different synaptic weights. We explore implementation on matrix-vector-multiplication (MVM) operations using arrays of these fluxon synapse devices. We investigate the energy efficiency of online-learning and offline classification of MNIST dataset. Our results suggest the fluxon synapse array can provide ~100 reduction in energy consumption compared to other state-of-the-art synaptic devices. This work presents a proof-of-concept that will pave the way for development of high-speed and highly energy efficient neuromorphic computing systems based on superconducting materials.
Keywords: neuromorphic computing, superconducting loops, Josephson junctions, deep learning, image classification, Energy Efficient Hardware
Received: 14 Oct 2024; Accepted: 27 Jan 2025.
Copyright: © 2025 Kumar, Goteti, Cubukcu, Dynes and Kuzum. This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) or licensor are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.
* Correspondence:
Ashwani Kumar, Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, United States
Duygu Kuzum, Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, United States
Disclaimer: All claims expressed in this article are solely those of the authors and do not necessarily represent those of their affiliated organizations, or those of the publisher, the editors and the reviewers. Any product that may be evaluated in this article or claim that may be made by its manufacturer is not guaranteed or endorsed by the publisher.