Check for updates

OPEN ACCESS

EDITED BY Chunbiao Li, Nanjing University of Information Science and Technology, China

REVIEWED BY Kehui Sun, Central South University, China Fuhong Min, Nanjing Normal University, China

*CORRESPONDENCE Xiao-Yuan Wang, 🛛 youyuan-0213@163.com

RECEIVED 11 September 2023 ACCEPTED 27 September 2023 PUBLISHED 12 October 2023

CITATION

Li X-J, Wang X-Y, Li P, lu HHC and Cheng Z-Q (2023), Ternary combinational logic gate design based on tri-valued memristors. *Front. Phys.* 11:1292336. doi: 10.3389/fphy.2023.1292336

COPYRIGHT

© 2023 Li, Wang, Li, lu and Cheng. This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) and the copyright owner(s) are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.

Ternary combinational logic gate design based on tri-valued memristors

Xiao-Jing Li^{1,2}, Xiao-Yuan Wang^{1,2}*, Pu Li¹, Herbert H. C. lu³ and Zhi-Qun Cheng¹

¹Wenzhou Institute, Hangzhou Dianzi University, Wenzhou, China, ²School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China, ³School of Electrical and Electronic Engineering, The University of Western Australia, Crawley, WA, Australia

Traditional binary combinational logic circuits are generally obtained by cascading multiple basic logic gate circuits, using more components and complicated wiring. In contrast to the binary logic circuit design in this method, ternary combinational logic circuit implementation is more complicated. In this paper, a ternary circuit design method that does not require cascading basic ternary logic gates is proposed based on a tri-valued memristor, which can directly realize specific logic functions through a series connection of memristors. The ternary encoder, ternary decoder, ternary comparator, and ternary data selector are implemented by this method, and the effectiveness of the circuits is verified by LTspice simulations.

KEYWORDS

tri-valued memristor, ternary encoder, ternary decoder, ternary comparator, ternary data selector

1 Introduction

Traditional digital systems are built on binary numbers, where only two levels are considered, namely, "0" and "1." However, with the rapid development of modern information technology and the increasing integration of digital systems, interconnection limitations have become one of the main challenges in implementing the binary logic in the nano-scale circuit design [1]. Interconnect lines cause increased latency, noise, and power consumption in the system. In multi-valued logic (MVL), a single signal line carries more information, which can effectively reduce the number of interconnecting lines and solve the interconnection problem in binary digital systems [2]. After the calculation demonstration in [3], it can be seen that when the base is e, the complexity and cost of the multi-valued system are the lowest and 3 is the integer closest to e. Therefore, compared with binary logic, ternary logic has significant advantages. In 1840, the British mathematician and inventor Thomas Fowler first proposed the concept of a ternary computer, but the relevant details have long been lost. Glusker studied and sorted it, and elaborated the relevant concepts of ternary logic and ternary computer in [4] in 2005. Although the same number of binary signals are easier to process than ternary signals, ternary signals can carry more information, which can effectively improve the efficiency of information transmission and storage. Therefore, compared with binary logic, ternary logic has stronger information processing capabilities and can solve some complex and cumbersome problems in binary logic.

Memristor is a nonlinear nano-component with many excellent properties such as stable resistive performance, low power consumption, and compatibility with traditional CMOS technology. In particular, the circuit realized by the memristor can have both operation and

storage functions, so a memristor is considered to be a strong competitor to replace traditional silicon chips and continue Moore's law. Compared with traditional digital logic circuits using CMOS, memristor-based digital logic circuits can effectively reduce the area and power consumption of the circuit [5–9]. At present, there are still few research studies on ternary logic based on the memristor, and most of them need to realize corresponding functions by memristors combined with complementary metal-oxide semiconductor (CMOS). In 2016, Khalid designed a basic ternary logic gate using a circuit structure similar to MRL (hybrid CMOS/memristive logic gate) [10], which reduced the number of components. In 2020, Zhang designed flexible logic circuits based on spintronic memristors and CMOS switches to implement basic unbalanced logic gates with non-volatility, good load capacity, and constant voltage input and output without signal degradation [11]. In the same year, Wang designed ternary AND gates, OR gates, NOT gates, and maximum and minimum circuits by utilizing the compatibility of memristors and CMOS, and achieved an order of magnitude improvement in data density; the switching speed of the memristor is reduced by a factor of about 13 [12]. However, the aforementioned circuits require CMOS devices to work together, which leads to more circuit area and power consumption, as well as more complex operation steps and the amount of running power supply. In addition, some of the ternary logic circuits are designed by the memristor combined with the carbon nanotube field-effect transistor (CNTFET). In 2018, basic ternary logic gates, ternary decoders, 2-bit adders, and standard ternary inverters based on memristors and CNTFETs were proposed [13,14]. In 2019, Soliman proposed a systematic method for constructing a 2-bit ternary function based on the concept of the memristive threshold logic [15]. A 2-bit ternary adder and multiplier are implemented using VTEAM memristors and Stanford CNTFET transistor models. In the same year, Chen fabricated a memristor device based on nanocolumnar crystalline ZnO thin films and used it to realize a complete set of ternary logic and a ternary multiplier unit [16]. Nevertheless, the logic variables of these circuits are voltage, and the memristors are only used as a computing unit rather than a storage unit. Therefore, these designs have the problems of signal degradation and loss of power-off information.

Due to the lack of actual ternary components corresponding to ternary logic, the promotion of ternary logic in practical applications is not smooth. Based on the asymmetric piecewise linear memristive mathematical model [17] extended by Chua on the basis of the voltage-controlled odd-symmetric piecewise linear memristive model in 2015, Wang's team first proposed the concept of the tri-valued memristor in 2019, obtained tri-valued and multi-valued memristor models on this asymmetric piecewise linear memristor model, and realized a new chaotic circuit based on the tri-valued memristor model [12]. In [18], a method for realizing ternary basic logic gates based on tri-valued memristors is proposed. The designed logic gates do not need to use other CMOS devices, and the power consumption of the circuit is lower. As a multi-valued memristor, the tri-valued memristor can exhibit three different resistance states without using any additional devices to represent "0," "1," and "2" in ternary logic, and the application of tri-valued memristors to digital logic circuits can further reduce circuit power consumption and the circuit area, which improves the storage density. In addition, a tri-



valued memristor provides a non-traditional computing architecture, that is, combines information storage and processing, which create favorable conditions for the realization of ternary logic circuits.

The rest of this paper is as follows: Section 2 explains the process of constructing a voltage-controlled tri-valued memristor, and the threshold characteristics and pinched hysteresis loop of this memristor are analyzed. Section 3 proposes a tri-value circuit design method using the resistance state of the memristor to represent the logic value. This method does not require cascading the basic tri-value logic gates and allows specific logic functions to be implemented directly through series and parallel connections of the memristors. Concretely, the ternary combinational logic gate circuits based on a tri-valued memristor include a ternary encoder, a decoder, a comparator, and a data selector, and the designed circuit is verified by LTspice. Section 4 gives the summary of this paper.

2 A tri-valued memristor built by two common binary memristors

Ternary logic is a multivalued logic with three different logic states. The tri-valued memristor is a crude element which exhibits three different states (resistances) matching "0," "1," and "2" in the ternary logic without using any additional devices. In this paper, the resistances of the tri-valued memristor are used as the logic state variables, where $R_{\rm H}$, $R_{\rm M}$, and $R_{\rm L}$ are used to represent logics "0," "1," and "2". The voltage threshold tri-valued memristor explained in this paper and its threshold characteristics are introduced as follows.

2.1 Modeling of a tri-valued memristor

In 2021, Wang proposed a voltage threshold tri-valued memristor model that has the characteristics of simple structure and clear principle. The model parameters can be modified according to the actual application requirements [18]. In [19], an implementation method of connecting two tri-valued memristors in series and parallel to obtain a multi-valued memristor was proposed. As a result, a voltage-controlled tri-valued memristor model is obtained in this paper by connecting two voltage-controlled binary memristors in parallel, and the resulting tri-valued memristor model is used to design ternary combinational logic circuits. It is also proved that the tri-valued memristor model in [18] can be realized using the binary memristor through the circuit structure.

Parameter	<i>M</i> ₁	M ₂
R _{on}	500Ω	125Ω
R _{off}	(4000/3)Ω	2000Ω
$V_{\rm on}$	1 V	1.2 V
$V_{\rm off}$	1.2 V	1 V

TABLE 1 Parameter values of the two binary memristors.



In 2015, Knowm Inc. company designed and produced a voltage threshold binary memristor called the Knowm memristor. In this paper, by modifying the expression of G(v) of the Knowm memristor from $G(v) = v/R_{on} + (1 - v)/R_{off}$ to $G(v) = IF (v < 0.5, 1/R_{off}, 1/R_{on})$, a better threshold binary memristor model is obtained. Based on this model, we obtained a tri-valued memristor by putting two Knowm memristors in parallel, as shown in Figure 1, with parameters shown in Table 1. The v-i curves of two single memristors $(M_1 \text{ and } M_2)$ and the tri-valued memristor with three distinct resistance states are shown in Figure 2.

2.2 Characteristics of the tri-valued memristor

The tri-valued memristor mentioned previously has voltage threshold characteristics, and its two threshold voltages are v_{th1} = 1 V and $v_{\rm th2}$ = 1.2 V, respectively. $R_{\rm L}$, $R_{\rm M}$, and $R_{\rm H}$ correspond to three different resistance states of the model. According to the characteristics of the tri-valued memristor, voltages with different amplitudes (applied to the positive electrode of the memristor) will be used to initialize the memristor and implement the update of the memristor resistance value in the subsequent logic gate design. Specifically, when the voltage $v \ge 1.2$ V, the memristor switches from any resistance state to R_L . When 1 V $\leq v < 1.2$ V, if the resistance state of the memristor is $R_{\rm H}$ at this time, it will switch to $R_{\rm M}$; otherwise, it will remain unchanged. When -1 V < ν < 1 V, the memristor will continue to

TABLE 2 Voltage range required for resistance state switching.

Resistance state switching	Voltage range
$R_{ m L} ightarrow R_{ m L}$	$\nu > -1$ V
$R_{\rm L} \rightarrow R_{\rm M}$	$-1.2~\mathrm{V} < \nu \leq -1~\mathrm{V}$
$R_{\rm L} \rightarrow R_{\rm H}$	$v \le -1.2 \text{ V}$
$R_{\rm M} \rightarrow R_{\rm L}$	$\nu \ge 1.2 \text{ V}$
$R_{\rm M} \rightarrow R_{\rm M}$	$-1.2 \text{ V} < \nu < 1.2 \text{ V}$
$R_{\rm M} \rightarrow R_{\rm H}$	$v \leq -1.2 \text{ V}$
$R_{\rm H} \rightarrow R_{\rm L}$	$\nu \ge 1.2 \text{ V}$
$R_{\rm H} \rightarrow R_{\rm M}$	$1~\mathrm{V} \leq \nu < 1.2~\mathrm{V}$
$R_{\rm H} \rightarrow R_{\rm H}$	$\nu < 1 \text{ V}$

maintain its original state. When $-1.2 \text{ V} \le v \le -1 \text{ V}$, if the resistance state of the memristor is R_L at this time, it will switch to R_M; otherwise, it will not change. When $v \leq -1.2$ V, the memristor switches from any resistance state to R_H. Table 2 summarizes the voltage range required for the resistance state switching of the tri-valued memristor. The symbol " \rightarrow " indicates that the resistance state on the left side is switched to that on the right side of the symbol.

In order to verify the threshold characteristics of the tri-valued memristor model, the voltage signals v = t and v = -t are applied to the memristor models with initial states of $R_{\rm H}$ and $R_{\rm L}$, respectively, and the LTspice simulation results, as shown in Figure 3, are obtained, which indicate that the resistance switching process of the memristor is consistent with Table 2, proving that the tri-valued memristor built exhibit the threshold characteristics.

2.3 Analysis of the pinched hysteresis loop of the tri-valued memristor

Figure 2 shows the trajectory of the pinched hysteresis loop obtained by applying the voltage $v = 2sin (2\pi t)$ to the tri-valued memristor. The starting point of the pinched hysteresis loop, as shown in Figure 2, is ; at this time, the resistances of M_1 and M_2 are both R_{off} so the state of the tri-valued memristor at point ① is the initial state $R_{\rm H}$. Before reaching point ②, the voltage value across the memristor will not exceed the threshold voltage 1V, so the state of the memristor will not change. When point ② is reached, since the input voltage exceeds the threshold voltage 1V, it exceeds the threshold voltage V_{on} of M_1 , and the resistance of M_1 is switched to $R_{\rm on}$, while the resistance of M_2 remains unchanged. At this time, the resistance of the tri-valued memristor is set to $R_{\rm M}$.

At point ③, the voltage across the memristor reaches the threshold voltage of 1.2 V; at this time, the threshold voltages V_{on} of M_1 and M_2 are exceeded at the same time, and the resistances of M_1 and M_2 are both switched to R_{op} ; the resistance of the tri-valued memristor is set to R_{I} . On the trajectory before reaching point (1), the voltage continues to increase, but the resistance of the tri-valued memristor will remain at $R_{\rm L}$. Along with the applied voltage decrease, from points ④ to ⑤, although the threshold voltage 1 V is crossed at this stage, the state of the memristor will not change because the resistance of the tri-valued memristor is $R_{\rm L}$



during this period. When point (5) is reached, the voltage across the memristor reaches the threshold voltage -1 V, it exceeds the threshold voltage V_{off} of M_2 , and the resistance of M_2 is switched to R_{off} while the resistance of M_1 remains unchanged, making the tri-valued memristor set to R_M again. As the input voltage further decreases, reaching point (6), the voltage across the memristor exceeds the threshold voltage -1.2 V; at this time, the threshold voltages V_{off} of M_1 and M_2 are exceeded at the same time, and the resistances of M_1 and M_2 are both switched to R_{off} , making the tri-valued memristor set to R_H again. Then, the input voltage reaches peak point (7) and begins to increase, during which the resistance of the tri-valued memristor will not change until it returns to the initial point (7) to start the next cycle.

Overall, the pinched hysteresis loop of the tri-valued memristor model shows the characteristics that the resistance decreases with the increase in the forward voltage, and the resistance increases with the increase in the negative voltage. It is worth noting that the change law of the resistance value of this tri-valued memristor model is consistent with the change law of the resistance value shown by the HP memristor. So this tri-valued memristor model can be used to research on the application of multivalued memristors manufactured in the method of an HP memristor.

3 Ternary combination logic gates design

In this section, a series of ternary combinational logic circuits with memristor resistance as the logic state variable will be proposed. Specifically, it includes a ternary encoder, ternary decoder, ternary comparator, and ternary data selector, and the effectiveness of the designed ternary combinational logic gate will be verified by LTspice simulation.

3.1 Ternary encoder

In the traditional binary or multivalued encoder, the circuit structure of the encoder is composed of cascaded basic logic gates, and the circuit structure is relatively complex. In this paper, a ternary

TABLE 3 Truth table of the 3-line to 1-line ternary encoder.

X _o	<i>X</i> ₁	X ₂	
1	0	0	0
0	1	0	1
0	0	1	2



encoder circuit based on the tri-valued memristor is proposed, which does not require cascading basic ternary logic gates. The circuit consists of three input memristors, one output memristor, and a corresponding number of voltage-controlled switches, and can realize the function of converting three channels of binary signals into one channel of ternary signals. The truth table of the designed 3-line–1-line ternary encoder is shown in Table 3, where X_0, X_1 , and X_2 are input signals, and *Y* is the output signal.

Figure 4 shows the circuit structure of a 3-line to 1-line ternary encoder based on tri-valued memristors. Among them, M_{in1} , M_{in2} , and M_{in3} are input memristors, M_{out} is the output memristor, and the initial resistance value of M_{out} is $R_{\rm H}$. The magnitudes of the output voltages of the DC voltage sources $V_{\rm set1}$ and $V_{\rm set2}$ are 1.1 and 1.3 V, respectively, which are used to complete the operations of setting "1" and setting "2" to M_{out} . S_1 and S_2 are voltage-controlled switches, which are turned on when the applied control voltages V_{ba} and V_{cb} across M_{in2} and M_{in3} exceed their threshold voltages. After evaluation, the threshold voltages of S_1 and S_2 are set to satisfy that only one of these two switches is turned on or none of the switches is turned on (the output memristor maintains the initial value) under different inputs to realize the encoding function of the ternary encoder.

The operation of the encoder is driven by an excitation voltage source V, and its working process can be divided into two stages: the first stage is the initial stage where V outputs initial voltage V_{Init} which is used to measure the initial resistance state of each memristor. The second stage is the running stage, and in this stage, V will output running voltage V_{Run} to complete the encoding operation. The initial voltage V_{Init} must meet two conditions to complete the operation of measuring the initial state of the memristor: the first condition is to ensure that the voltage division of each input memristor does not exceed the threshold voltages v_{th1} and v_{th2} of the memristor when V_{Init} is input. Otherwise, the resistance state of the input memristor will be changed; The second condition is that when V_{Init} is input, the divided voltages V_{ba} and V_{cb} on M_{in2} and M_{in3} would not exceed the threshold voltages of S_1 and S_2 ; otherwise, the resistance of the output memristor will change in the initial stage, which will cause the encoding result not correct under the running voltage V_{Run} . Here, the only demand on V_{Run} is to ensure that the voltage division of each input memristor does not exceed the threshold voltages v_{th1} and $v_{\rm th2}$ of the memristor when $V_{\rm Run}$ works as an input. Based on the aforementioned rules, the initial voltage VInit and the operating voltage V_{Run} of the ternary encoder are determined as 1.5 and 1.2 V, respectively. The operation stage of the 3-line-1-line ternary encoder designed in this paper can be divided into the following three situations:

- (1) When the input logic is "100," namely, $M_{in1} = 400\Omega$, $M_{in2} = 800\Omega$, and $M_{in3} = 800\Omega$, according to the input voltage division calculation, $V_{ba} = V_{cb} = -0.48$ V can be obtained. In the circuit, switches S_1 and S_2 need not be turned on at the same time to ensure the output logic "0," so the threshold voltages of switches S_1 and S_2 must be greater than -0.48 V.
- (2) When the input logic is "010," namely, M_{in1} = 800Ω, M_{in2} = 400Ω, and M_{in3} = 800Ω, V_{ba} = -0.24V and V_{cb} = -0.48 V can be produced at this moment based on the input voltage division computation. To assure the output logic "1," switches S₁ must be switched on and S₂ need to turn off, so the threshold voltage of switches S₁ must be less than -0.24 V and S₂ must be more than -0.48 V.
- (3) When the input logic is "001," namely, $M_{in1} = 800\Omega$, $M_{in2} = 800\Omega$, and $M_{in3} = 400\Omega$, the corresponding output logic should be "2." In this case, the input voltage yields $V_{ba} = -0.48$ V and $V_{cb} = -0.24$ V, so the switch S_1 need to be turned off and S_2 must be switched on, which force the threshold voltage of switches S_1 must be greater than -0.48 V and S_2 must be less than -0.24 V.

Through the aforementioned analysis, it can be obtained that the range of the threshold voltages of S_1 and S_2 should be between -0.48, and -0.24 V to complete the function of the encoding circuit,

so -0.3 V is chosen as the threshold voltages of both S_1 and S_2 at the end.

The ternary encoder circuit is built using LTspice, and the simulation results are shown in Figure 5. It can be observed that when the inputs are "100," "010," and "001", the logic values of the output memristor are "0," "1," and "2," which is consistent with the truth table of the ternary encoder, which proves the rationality of the designed ternary encoder circuit.

3.2 Ternary decoder

Decoding is the reverse operation of encoding, and the function of the ternary decoder is to convert one ternary signal into three binary signals. Table 4 shows the truth table of the ternary decoder, where X represents the input of the ternary decoder, and Y_0 , Y_1 , and Y_2 represent the outputs of the ternary decoder. It is worth noting that the valid logic values output by Y_0 , Y_1 , and Y_2 can be either logic "1" or logic "2" according to actual needs, and in this paper, we take logic "1" as an example to design the ternary decoder.

Figure 6 shows the 1-line to 3-line decoder circuit based on trivalued memristors and voltage-controlled switches. The resistance state of the memristor M_{in} is used to represent the logic value of the input variable X. The initial resistance values of M_{out1} , M_{out2} , and $M_{\rm out3}$ are all $R_{\rm H}$, which represent the logic values of the output variables Y_0 , Y_1 , and Y_2 , respectively. The voltage source V_{set1} outputs 1.1 V to set each of the output memristor as logic "1." The auxiliary resistor R is a key component in the circuit, and it helps realize more voltage division cases in the circuit. Without this resistor, the negative pole of Min would be grounded directly so that the voltage source V will be applied directly to M_{in} . During the resistance state of $M_{\rm in}$ changing, the divided voltage on it will always be equal to the power voltage V, which means the three input conditions cannot be distinguished, resulting in the inability to complete the decoding function. The value of *R* needs to be between the high resistance value and the low resistance value of the trivalued memristor; in this part, R is selected as 400Ω . Similar to the 3-1 encoder circuit, the ternary decoder work in two stages, which are the initial stage with $V=V_{\text{Init}} = 0.5 \text{ V}$ and running stage V = $V_{\text{Run}} = 1.2 \text{ V}$, respectively.

In the decoder design, if only one voltage-controlled switch is connected to each output memristor in the circuit, there is no guarantee that only one branch of each output is selected through. For example, each output memristor is connected to only one voltage-controlled switch, whose control voltage is the voltage across $M_{\rm in}$. In Case 1, when $M_{\rm in} = R_{\rm L}$, the switch with the smallest threshold voltage will be turned on. In Case 2, when $M_{\rm in} = R_{\rm M}$, the switch with the minimum and middle threshold voltages will be both turned on. In Case 3, when the resistance value of M_{in} is the maximum value, that is, $M_{in} = R_H$, all three switches will be turned on, which do not guarantee that only one switch is turned on at each case. Therefore, in this design, we connect two voltagecontrolled switches to each output memristor to ensure that under different input conditions, only one output memristor is connected to the voltage source V_{set1} so that the corresponding output memristor can be set to $R_{\rm M}$.

In Figure 6, the control voltage of switches S_1 , S_3 , and S_5 is the divided voltage V_{bc} on the resistor *R*. The control voltages of S_2 , S_4 ,



TABLE 4 Truth table of the 1-line to 3-line ternary decoder.

Х	Υ ₀	Y ₁	Y ₂
0	1	0	0
1	0	1	0
2	0	0	1



and S_6 are the divided voltage V_{ab} on the memristor M_{in} . In the ternary decoder circuit design process, an operating voltage is first selected; then, by analyzing the voltage division under different inputs, the threshold voltage of switches S_1 - S_6 is set to meet the command above as 0.3, 0.7, 0.5, 0.5, 0.9, and 0.2 V, respectively.

According to the specific resistance state of $M_{\rm in}$, the circuit operation stage of the ternary decoder can be summarized into the following three situations under the threshold voltage of switches S_1 - S_6 set previously:

(1) When the input is logic "0," that is, $M_{\rm in} = 800\Omega$, at this time, $V_{\rm bc} = 0.4$ V and $V_{\rm ab} = 0.8$ V, all of the switches S_1 , S_2 , S_4 , and S_6 are turned on, and S_3 and S_5 are turned off, so only the output memristor $M_{\rm out1}$ is set to 400 Ω . The other two output memristors remain in their initial status. The logic gate output is "100."

- (2) When the input is logic "1," M_{in} = 400Ω. V_{bc} = V_{ab} = 0.6 V. Switches S₁, S₃, S₄, and S₆ are all on, S₃ and S₅ are turned off, and only the output memristor M_{out2} can be set to 400Ω. So the output of the logic gate is "010."
- (3) When the input is logic "2," that is, $M_{\rm in} = 100\Omega$, then $V_{\rm bc} = 0.96$ V and $V_{\rm ab} = 0.24$ V. Switches S_1 , S_3 , S_5 , and S_6 are all on, and S_2 and S_4 are turned off, while the output memristor $M_{\rm out3}$ is set to 400 Ω ; the other memristors will not change, so we obtain the outputs of the logic gate as "001."

Similarly, the ternary decoder is simulated and verified using SPICE, as shown in Figure 7. When the inputs are "0," "1," and "2", the corresponding outputs are "100," "010," and "001," respectively. The function of converting one ternary signal into three binary signals is realized, which confirms the effectiveness of the designed 1-line–3-line ternary decoder circuit.

3.3 Ternary comparator

In digital logic circuits, it is often necessary to compare the magnitude of two numbers, and the circuit that completes this logic function is called a numerical comparator. For a one-bit ternary comparator, its input is two ternary numbers, and the output is the result of the comparison of the two numbers. The truth table of the one-bit ternary comparator is shown in Table 5, where *A* and *B* are the two input ternary numbers, and *L*, *E*, and *G* represent the three output binary numbers. *L*, *E* and *G* are valid when output logic "1," representing A < B, A = B, and A > B, respectively.

As shown in Figure 8, the one-bit ternary comparator consists of two input memristors, three output memristors, two voltage sources, and six voltage-controlled switches. Input variables A and B are represented by the resistances of M_{in1} and M_{in2} , and the resistances of M_{out1} , M_{out2} , and M_{out3} are used to represent variables L, E, and G. The initial resistances of M_{out1} , M_{out2} , and M_{out2} , and M_{out3} are all $R_{\rm H}$. Similar to the decoder circuit, each output memristor in the circuit is connected with two switches to ensure that only one output memristor is connected to the voltage source $V_{\rm set1}$ during the operation phase of the circuit. The two output voltages $V_{\rm Init}$ and $V_{\rm Run}$ of the voltage source V are 0.5V and 1 V, respectively, and $V_{\rm set1}$ outputs 1.1 V for the operation of "1."



A	В		E	G
0	0	0	1	0
0	1	1	0	0
0	2	1	0	0
1	0	0	0	1
1	1	0	1	0
1	2	1	0	0
2	0	0	0	1
2	1	0	0	1
2	2	0	1	0

TABLE 5 Truth table of the one-bit ternary comparator.



In Figure 8, the control voltages of switches S_1 , S_3 , and S_5 are V_{bc} across M_{in2} , and V_{ab} cross M_{in1} is used to control S_2 , S_4 , and S_6 . The threshold voltages of S_1 – S_6 are 0.1, 0.6, 0.4, 0.4, 0.6, and 0.1 V, respectively. According to the specific logic states of M_{in1} and M_{in2} ,

the specific operation of the ternary comparator in the running phase can be summarized as follows:

- (1) If A < B, there are three cases of input resistances of M_{in1} and M_{in2} , namely, (800 Ω , 400 Ω), (800 Ω , 100 Ω), and (400 Ω , 100 Ω). The divided voltages V_{ab} and V_{bc} of M_{in1} and M_{in2} are (0.67 V, 0.33 V), (0.89 V, 0.11 V), and (0.8 V, 0.2 V). In the aforementioned three cases, all the switches S_1 , S_2 , S_4 , and S_6 are turned on, and S_3 and S_5 are turned off. Therefore, only the output memristor M_{out1} is set to 400 Ω . The resistance of the other two output memristors remains unchanged, and the ternary comparator output is "100."
- (2) If A = B, the input resistances of M_{in1} and M_{in2} are the same, that is, (800 Ω , 800 Ω), (400 Ω , 400 Ω), and (100 Ω , 100 Ω). If $V_{ab} = V_{bc} = 0.5$ V, at this time, switches S_1 , S_3 , S_4 , and S_6 are all on, and S_2 and S_5 are turned off. Thus, only M_{out2} is set to 400 Ω , and the corresponding logic gate output is "010."
- (3) If A > B, there are also three cases of input resistance of M_{in1} and M_{in2} , namely, (400 Ω , 800 Ω), (100 Ω , 800 Ω), and (100 Ω , 400 Ω). V_{ab} and V_{bc} are (0.33 V, 0.67 V), (0.11 V, 0.89 V), and (0.2 V, 0.8 V). Switches S_1 , S_3 , S_5 , and S_6 are all on, and S_2 and S_4 are turned off, which corresponds to the output memristor of M_{out3} , which is set to 400 Ω ; M_{out1} and M_{out2} remain $R_{\rm H}$. At this point, the output of the logic gate is "001."

Figure 9 shows the LTspice simulation results of the ternary comparator. When the logic value of M_{in1} is less than that of M_{in2} , M_{out1} , which is corresponding to the variable "L," is set to logic "1." Similarly, when the logic value of M_{in1} is equal to that of M_{in2} , M_{out2} corresponding to the variable "E" will output "1." When the logic value represented by M_{in1} is greater than M_{in2} , the output memristor M_{out3} , which represents the variable G, outputs the effective resistance value "1." The simulation results are consistent with the truth table of the ternary comparator, which verifies the effectiveness of the designed one-bit ternary comparator circuit.

3.4 Ternary data selector

In the process of digital signal transmission, sometimes, it is necessary to select one from a group of data, and then, a logic



LTspice simulation results of the ternary comparator: (A) input as (0, 0), (B) input as (0, 1), (C) input as (0, 2), (D) input as (1, 0), (E) input as (1, 1), (F) input as (1, 2), (G) input as (2, 0), (H) input as (2, 1), and (I) input as (2, 2)

А	В	Y
0	0	D_0
0	1	D_1
0	2	D_2
1	0	D_3
1	1	D_4
1	2	D_5
2	0	D_6
2	1	D_7
2	2	D_8

TABLE 6 Truth table of the 9-to-1 ternary data selector.



circuit called data selector or multiplexer is used. The traditional binary data selector can select one data from four data through two address signals, while the ternary data selector based on the

First stage				Second stage		
Data memristor		Output memristor		Data memristor	Output memristor	
Memristor (logical value)	Voltage (V)	Memristor (logical value)	Voltage (V)	Voltage (V)	Memristor (logical value)	Voltage (V)
800Ω(0)	0.8	800Ω(0)	0.8		No change in status	
400Ω(1)	0.53	800Ω(0)	1.07	0.8	400Ω(1)	0.8
100Ω(2)	0.18	800Ω(0)	1.42	0.8	100Ω(2)	0.8

TABLE 7 Specific voltage division of each memristors in the calculation stage of the ternary copy gate.

tri-valued memristor can select one output from nine data through two address signals. The truth table of the 9-out-of-1 ternary data selector is shown in Table 6, where *A* and *B* are two address signals, and *Y* outputs the data selected by the address signal.

Before designing the ternary data selector circuit, a ternary copy gate needs to be introduced, whose function is to copy the information from the data memristor to the output memristor. The circuit structure is shown in Figure 10, which consists of an operating voltage source V, a data memristor $D_{\rm M}$, and an output memristor $M_{\rm out}$. Among them, V outputs the operating voltage



9-out-of-1 ternary data selector circuit.

 V_{copy} , and the initial resistance of M_{out} is R_{H} . According to the different input logic, it can be divided into the following three cases:

- (1) If $D_{\rm M} = 800\Omega$ and the logic is "0," the voltage of $M_{\rm out}$ should be less than 1 V to ensure $M_{\rm out}$ remain its initial resistance, which demand the divided voltage of $M_{\rm out}$ meets (800/1600) * $V_{\rm copy}$ <1V, that is, $V_{\rm copy}$ <2 V.
- (2) If $D_{\rm M} = 400\Omega$ and the logic is "1," to ensure $M_{\rm out}$ change from $R_{\rm H}$ to $R_{\rm M}$, the divided voltage of $M_{\rm out}$ should be between 1 V and 1.2 V, so the divided voltage of $M_{\rm out}$ should satisfy the condition of '1 V< (800/1200)* $V_{\rm copy}$ <1.2 V', that is, 1.5 V $\leq V_{\rm copy}$ <1.8 V.
- (3) If $D_{\rm M} = 100\Omega$ and the logic is "2," $M_{\rm out}$ need to change from $R_{\rm H}$ to $R_{\rm L}$, which needs to meet the condition of $V_{\rm copy} \ge 1.35$ V.

Combining the three aforementioned situations, the operating voltage of the ternary copy gate circuit must satisfy $1.5 \text{ V} \leq V_{\text{copy}} < 1.8 \text{ V}$. So we choose 1.6 V as the operating voltage of the copy gate, and the specific voltage division between the data memristor and the output memristor is shown in Table 7.

The circuit structure of the 9-out-of-1 ternary data selector based on tri-valued memristors is shown in Figure 11, where the input memristors M_{in1} and M_{in2} store two address signals A and B, and the data memristors D_0 - D_8 store, respectively, nine channels of known ternary data. M_{out} outputs the data D_i (i = 0, 1, 2, ..., 8) selected by the address signals, and all of the initial resistance values of M_{out} are R_{H} . In this design, D_i forms a ternary copy gate with the output memristor M_{out} and the voltage source V_{copy} , and its function is to copy the data on D_i to M_{out} . Switches S_1 - S_{18} are used to control the access conditions of the memristors D_0 - D_8 , ensuring that only one data memristor D_i is connected to the circuit during the circuit operation stage. It is worth mentioning that the auxiliary resistor R is also added to the data selector circuit, and its function is to make the circuit have more voltage divider cases. If there is no auxiliary resistor, when the values of M_{in1} and M_{in2} are same, there will be three different cases ($M_{in1} = M_{in2} = 800\Omega$, $M_{in1} = M_{in2} = 400\Omega$, and $M_{\text{in1}} = M_{\text{in2}} = 100\Omega$), but the divided voltages on M_{in1} and M_{in2} in these three cases will always be the same, which will cause the switch groups that work for these cases to be the same. However, with the help of an auxiliary resistor R, the voltage division in these three cases will easily be distinguished, and different switch groups can be turned on according to different cases. To meet this demand, R is calculated as 500 Ω , and the other parameters are $V_{\text{copy}} = 1.6 \text{ V}$, $V_{\text{Init}} = 0.5 \text{ V}$, and $V_{\text{Run}} = 1.2 \text{ V}$.

Input resistance	(logical value)	Cont	ontrol voltage (V) Conductive switch group		trol voltage (V) Conductive switch group M		M _{out}
M _{in1}	M _{in2}	$V_{\rm ab}$	V _{bc}				
800Ω(0)	800Ω(0)	0.457	0.743	(\$1,\$2)	D_0		
800Ω(0)	400Ω(1)	0.565	0.635	(\$3,\$4)	D_1		
800Ω(0)	100Ω(2)	0.686	0.514	(\$5,\$6)	D2		
400Ω(1)	800Ω(0)	0.282	0.918	(\$7,\$8)	D_3		
400Ω(1)	400Ω(1)	0.369	0.831	(\$9,\$10)	D_4		
400Ω(1)	100Ω(2)	0.48	0.72	(\$11,\$12)	D_5		
100Ω(2)	800Ω(0)	0.086	1.114	(\$13,\$14)	D_6		
100Ω(2)	400Ω(1)	0.12	1.08	(\$15,\$16)	D ₇		
100Ω(2)	100Ω(2)	0.171	1.029	(\$17,\$18)	D_8		

M In 800 Mⁱⁿ¹ 800 l $M_{ m in1}$ 800 $^{\circ}$ С В Α 0 () 0 10 20 0 10 20 701 800 J 0 10 20 200 J W ZII 800 1 0 0 00 10 20 10 20 M out 0 10 20 M out 0 M out M 1 1 0(111 0 L 0 0 L 10 10 10 20 0 20 20 t/ms t/ms t/ms D M Ini 800 M. Ini 800 J M Ini 800 Е F 10 20 700 W 200 J 0 0 10 20 201 800 L 0 10 20 711 800 M 0 0 L 0 n 0 0 10 20 10 20 10 20 M out M out 008 off $0(D_3)$ $\Box(D$ 2(D5) 4) 0 0 0 0 10 20 10 20 10 20 0 t/ms t/ms t/ms G Н I M Ini 800 M Ini 800 M Ini 800 0 10 20 211 800 I M 10 500 W 200 0 10 20 711 800 J 0 20 ſ 0 . 00 10 20 10 20 0 10 20 0 M out M out Mout M L ω) 0 0 L 0 0 L 0 10 20 10 20 0 10 20 t/ms t/ms t/ms

TABLE 8 Conduction of the 9-to-1 ternary data selector under different inputs.

FIGURE 12

LTspice simulation result of the ternary data selector: (A) input as (0, 0), (B) input as (0, 1), (C) input as (0, 2), (D) input as (1, 0), (E) input as (1, 1), (F) input as (1, 2), (G) input as (2, 0), (H) input as (2, 1), and (I) input as (2, 2).

For convenience, switches S_1 - S_{18} are divided into nine groups. Each group is called a switch group, which is expressed as $(S_1, S_2) \sim (S_{17}, S_{18})$, and each switch group is turned on only when two switches in the switch group are turned on at the same time. The threshold voltages of S_1 - S_{18} are set to 0.4, 0.73, 0.5, 0.6, 0.6, 0.5, 0.2, 0.9, 0.3, 0.8, 0.47, 0.7, 0.05, 1.1, 0.1, 1.05, 0.15, and 1 V. Table 8 lists the situation of conductive switch groups and the output of M_{out} under different inputs of the 9-out-of-1 ternary data selector. According to the specific logic states of M_{in1} and M_{in2} , the specific operation of the ternary data selector in the running phase can be summarized as follows. In this paper, the input logic "00" and "01" are taken as examples for detailed analysis. The analysis process of other inputs is the same, and the description will not be repeated here.

- (1) The input logic is "00," that is, $M_{in1} = 800\Omega$ and $M_{in2} = 800\Omega$. $V_{ab} = 0.457V$ and $V_{bc} = 0.743$ V can be obtained by voltage division calculation. At this time, only S_1 and S_2 will be closed at the same time among the nine switch groups. Then, memristors D_0 and M_{out} are connected in series for the copy operation, and the logic gate outputs the data stored in D_0 .
- (2) The input logic is "01," that is, $M_{in1} = 800\Omega$, $M_{in2} = 400\Omega$, $V_{ab} = 0.565V$, and $V_{bc} = 0.635 V$. Only S_3 and S_4 are turned on at the same time among the nine switch groups. So the memristor pair D_1 and M_{out} will be connected in series for the copy operation, and the logic gate outputs the data stored in D_1 .

The 9-out-of-1 ternary data selector is simulated using LTspice software, in which the data memristors D_0-D_8 store nine channels of ternary signals, and its resistance value and corresponding logic value are $D_0 = 800\Omega$ ("0"), $D_1 = 400\Omega$ ("1"), $D_2 = 100\Omega$ ("2"), $D_3 = 800\Omega$ ("0"), $D_4 = 400\Omega$ ("1"), $D_5 = 100\Omega$ ("2"), $D_6 = 100\Omega$ ("2"), $D_7 = 400\Omega$ ("1"), and $D_8 = 800\Omega$ ("0"). The simulation results under different combinations of address signals are shown in Figure 12, which shows the data selection results of the 9-out-of-1 ternary data selector. The resistance values of M_{in1} and M_{in2} are the input address signals, and the resistance value of M_{out} is the output signal. When the inputs are "00," "01," "02," "10," "11," "12," "20," "21," and "22," the ternary signals stored in D_0 , D_1 , D_2 , D_3 , D_4 , D_5 , D_6 , D_7 , and D_8 are outputs, which are consistent with the output of the ternary data selector in Table 6, and verify the effectiveness of the designed ternary data selector circuit.

4 Conclusion

This paper presents a design method of the ternary combinational logic gate circuit based on a tri-valued memristor and realizes the ternary encoder, ternary decoder, ternary comparator, and ternary data selector with the resistance of the tri-valued memristor as the logic state variable. First, a voltage threshold tri-valued memristor is introduced, and the threshold characteristics of the tri-valued memristor are analyzed in detail. Second, using the tri-valued memristor, a series of complex combinational logic circuits with the resistance of the memristor as the logic state variable are designed, respectively, and the implementation principle of each gate is analyzed in detail. Finally, the effectiveness of the designed combinational logic gate circuits is verified by LTspice circuit simulation. Compared with the existing binary or ternary combinational logic gate circuits, the ternary combinational logic gate circuit based on the tri-valued memristor proposed in this paper does not need to be realized by cascading basic logic gates and can be realized only by a small number of tri-valued memristors and voltage-controlled switches. In addition, the logic gate designed by this method can not only perform logic operations but also store logic values.

Data availability statement

The original contributions presented in the study are included in the article/Supplementary Material; further inquiries can be directed to the corresponding author.

Author contributions

X-JL: validation, writing–review and editing, methodology, and writing–review and editing. X-YW: writing–review and editing, data curation, conceptualization, funding acquisition, investigation, methodology, project administration, and supervision. PL: writing–review and editing, data curation, and investigation. HI: visualization, and writing–review and editing. Z-QC: visualization, and writing–review and editing.

Funding

The author(s) declare financial support was received for the research, authorship, and/or publication of this article. This work was supported by the National Natural Science Foundation of China (Grant No. 61871429), the Natural Science Foundation of Zhejiang Province, China (Grant No. LY18F010012), and the Project of Ministry of Science and Technology of China (Grant No. D20011).

Conflict of interest

The authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

Publisher's note

All claims expressed in this article are solely those of the authors and do not necessarily represent those of their affiliated organizations, or those of the publisher, the editors, and the reviewers. Any product that may be evaluated in this article, or claim that may be made by its manufacturer, is not guaranteed or endorsed by the publisher.

References

1. Hamedani SG, Moaiyeri MH. Impacts of process and temperature variations on the crosstalk effects in sub-10 nm multilayer graphene nanoribbon interconnects. *IEEE Trans Device Mater Reliability* (2019) 19(4):630–41. doi:10.1109/TDMR.2019.2937789

2. Khezeli MR, Moaiyeri MH, Jalali A. Analysis of crosstalk effects for multiwalled carbon nanotube bundle interconnects in ternary logic and comparison with Cu interconnects. *IEEE Trans Nanotechnology* (2016) 16(1):107–17. doi:10.1109/TNANO.2016.2633460

3. Hurst . Multiple-valued logic—Its status and its future. *IEEE Trans Comput* (1984) 100(12):1160–79. doi:10.1109/TC.1984.1676392

4. Glusker M, Hogan DM, Vass P. The ternary calculating machine of Thomas Fowler. *IEEE Ann Hist Comput* (2005) 27(3):4–22. doi:10.1109/MAHC.2005.49

5. Talati N, Gupta S, Mane P, Kvatinsky S. Logic design within memristive memories using memristor-aided loGIC (MAGIC). *IEEE Trans Nanotechnology* (2016) 15(4): 635–50. doi:10.1109/TNANO.2016.2570248

6. Thangkhiew PL, Datta K. Scalable in-memory mapping of Boolean functions in memristive crossbar array using simulated annealing. *J Syst Architecture* (2018) 89: 49–59. doi:10.1016/j.sysarc.2018.07.002

7. Thangkhiew PL, Gharpinde R, Datta K. Efficient mapping of Boolean functions to memristor crossbar using MAGIC NOR gates. *IEEE Trans Circuits Syst Regular Pap* (2018) 65(8):2466–76. doi:10.1109/TCSI.2018.2792474

8. Wald N, Kvatinsky S. Understanding the influence of device, circuit and environmental variations on real processing in memristive memory using Memristor Aided Logic. *Microelectronics J* (2019) 86:22–33. doi:10.1016/j.mejo.2019. 02.013

9. Min F, Xue L. Routes toward chaos in a memristor-based Shinriki circuit. Chaos: Interdiscip J Nonlinear Sci (2023) 33(2):023122. doi:10.1063/5.0126900

10. Khalid M, Singh J. Memristor based unbalanced ternary logic gates. Analog Integrated Circuits Signal Process. (2016) 87:399-406. doi:10.1007/s10470-016-0733-1

11. Zhang H, Zhang Z, Gao M, Luo L, Duan S, Dong Z, et al. Implementation of unbalanced ternary logic gates with the combination of spintronic memristor and CMOS. *Electronics* (2020) 9(4):542. doi:10.3390/electronics9040542

12. Wang XY, Zhou PF, Eshraghian JK, Lin CY, Iu HHC, Chang TC, et al. Highdensity memristor-CMOS ternary logic family. *IEEE Trans Circuits Syst Regular Pap* (2020) 68(1):264–74. doi:10.1109/TCSI.2020.3027693

13. Soliman NS, Fouda ME, Radwan AG. Memristor-CNTFET based ternary logic gates. *Microelectronics J* (2018) 72:74–85. doi:10.1016/j.mejo.2017.12.008

14. Mohammed MU, Vijjapuram R, Chowdhury MH. "Novel CNTFET and memristor based unbalanced ternary logic gate", In 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS) (2018). IEEE, 1106–9. doi:10.1109/MWSCAS.2018.8623845

15. Soliman N, Fouda ME, Alhurbi AG, Said LA, Madian AH, Radwan AG. Ternary functions design using memristive threshold logic. *Ieee Access* (2019) 7:48371–81. doi:10.1109/ACCESS.2019.2909500

16. Chen QL, Liu G, Tang MH, Chen XH, Zhang YJ, Zheng XJ, et al. A univariate ternary logic and three-valued multiplier implemented in a nano-columnar crystalline zinc oxide memristor. RSC Adv (2019) 9(42):24595–602. doi:10.1039/c9ra04119b

17. Chua L. Everything you wish to know about memristors but are afraid to ask. Handbook of Memristor Networks (2019) 89-157. doi:10.1007/978-3-319-76375-0_3

18. Wang X, Zhang X, Gao M. A novel voltage-controlled tri-valued memristor and its application in chaotic system. *Complexity* (2020) 2020:1–8. doi:10.1155/2020/6949703

19. Li P, Wang X, Zhang X, Eshraghian JK, Lu HHC. Spice modelling of a tri-state memristor and analysis of its series and parallel characteristics. *IET Circuits, Devices Syst* (2022) 16(1):81–91. doi:10.1049/cds2.12086

20. Wang X, Li P, Jin C, Dong Z, Iu HH. General modeling method of threshold-type multivalued memristor and its application in digital logic circuits. *Int J Bifurcation Chaos* (2021) 31(16):2150248. doi:10.1142/S0218127421502485