



## OPEN ACCESS

## EDITED BY

Chee Wei Tan,  
University of Technology Malaysia, Malaysia

## REVIEWED BY

Salman Ahmad,  
Islamic University of Science and  
Technology, India  
Bin Duan,  
Shandong University, China

## \*CORRESPONDENCE

Dhanamjayulu C.,  
✉ dhanamjayulu.c@vit.ac.in

RECEIVED 19 September 2024

ACCEPTED 30 October 2024

PUBLISHED 04 December 2024

## CITATION

Nyamathulla S and C. D (2024) Design and implementation of a PV-tied effective inverter with high reliability and low THD for distribution-grid applications.  
*Front. Energy Res.* 12:1498514.  
doi: 10.3389/fenrg.2024.1498514

## COPYRIGHT

© 2024 Nyamathulla and C. This is an open-access article distributed under the terms of the [Creative Commons Attribution License \(CC BY\)](https://creativecommons.org/licenses/by/4.0/). The use, distribution or reproduction in other forums is permitted, provided the original author(s) and the copyright owner(s) are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.

# Design and implementation of a PV-tied effective inverter with high reliability and low THD for distribution-grid applications

Shaik Nyamathulla and Dhanamjayulu C.\*

School of Electrical Engineering, Vellore Institute of Technology, Vellore, India

Research has focused on multilevel inverters (MLIs) due to their use in electric vehicles, renewable energy systems, and industrial applications. This paper proposes a new design for a single-phase 21-level asymmetrical MLI for photovoltaic (PV) applications that reduces the number of components, voltage stress, and overall size and cost. Enhanced incremental maximum power point tracking (EINC-MPPT) is used in the PV standalone system to offer a fast dynamic response, track maximum power, and regulate the PV module output voltage. This paper presents a PV-boost DC–DC single-input multi-output (SIMO) converter linked to solar panels to provide supply voltage to the inverter. A level-shifted constant multicarrier sinusoidal pulse width modulation (LSCMSPWM) technique is used to produce a better-synthesized output waveform from the MLI, resulting in low total harmonic distortion (THD) and also meeting IEEE standards. The suggested MLI is simulated in MATLAB/Simulink and tested with a hardware prototype under various load conditions. It is suitable for medium-power and grid-connected renewable energy systems applications. The qualitative and quantitative parameters of the proposed MLI have been evaluated by cost function (CF), number of components, reliability, THD, and total standing voltage (TSV); these parameters are compared with the existing MLIs.


## KEYWORDS

cost function, level-shifted constant multicarrier sinusoidal pulse width modulation, multilevel inverter, PV boost SIMO converter, total harmonic distortion, total standing voltage

## 1 Introduction

### 1.1 Background and motivation

Renewable energy sources are becoming more popular. Environmental consciousness and global energy use are increasing. In contrast, natural resources such as gas, coal, and oil are finite and rapidly depleting (Das et al., 2024). Given the limited availability of these resources, it is now necessary to explore alternative energy sources (Rahimi et al., 2023). Surprisingly, the extensive use of solar energy is leading to growing concerns about the quality, dependability, and coordination of the power grid (Tayyab et al., 2023). To ensure the safe and reliable use of photovoltaic (PV) energy, various countries have established different grid codes (Nyamathulla and Chittathuru, 2023). MLIs are increasingly using PV systems as their primary energy source (Ali Khan et al., 2020). Multilevel inverters




(MLIs) have become more common due to their many advantages, such as high power operating capacity, reduced switching losses, outstanding power quality, and low harmonics (Tayyab et al., 2022). These MLIs use several DC sources and power semiconductor switches to produce stepping voltage waveform. Raising their level could improve this voltage waveform (Chappa et al., 2021). It is difficult to achieve MLI reliability and efficiency because of the increased cost and component count of circuits. Three of the most common MLI structures are a neutral point clamped (NPC), a flying capacitor (FC), and a cascaded H-bridge (CHB) (Alhassane Soumana et al., 2022).

## 1.2 Literature review

According to Omer Prabhu et al. (2020a), CHB MLI provides two different single-phase H-bridge topologies—symmetrical and asymmetrical—that are dependent on DC voltage. In contrast to symmetrical MLIs, asymmetrical ones use DC voltage sources of varying magnitudes. A standard CHB-type inverter will often have a positive, zero, or negative output (Prasad and Dhanamjayulu, 2022). Rao et al. (2018) suggested assessing the output of CHB-type inverters by aggregating the output voltages of each unit. Recently developed control methods suggest CHB inverter topologies, but the

full-bridge converter changes DC step outputs into AC. The limited use of full-bridge converters stems from their inability to block higher voltages, while innovative topologies can reduce both single- and three-phase system components (Majeed Shaikh et al., 2023). Some topologies used modular MLIs to provide multilevel outputs with fewer switching devices and DC sources. These topologies use antiparallel bidirectional switches to transfer current in either direction, with minimal switching components (Kumar et al., 2022). Since cascaded subunits reduce switching-device blocking voltage, they resemble modules. The problem with such topologies is that the output level increases the number of switching devices (Sinha et al., 2018). Novel MLI designs are required to provide reduced blocking voltage, more output levels, and fewer components (Bana et al., 2019). This can reduce inverter size and price. Recent work has included a stacked H-bridge MLI architecture with basic units on each side of the complete bridge (Shaik and Dhanamjayulu, 2021).

According to Das et al. (2020), researchers have been studying cascaded MLI topology configurations. There is a singular symmetric MLI that requires fewer switches. An evolutionary algorithm creates a new design and a proven way of controlling both resistive and motor loads, keeping the output voltage stable even when loads change. Babaei et al. (2014) introduced a transistor-clamped H-bridge MLI design by enabling the various output levels for higher voltage and power ratings without necessitating



an increase in component ratings. Carrier-based PWM efficiently controls the MLI, which has fewer switching losses at high switching frequencies (Siddique et al., 2020). High-frequency switching applications incur power losses. However, the topologies discussed in Omer et al. (2020b), Das et al. (2018), Sabyasachi et al. (2020), and Sarwer et al. (2020) address the challenges of more components, bulky circuits, high control complexity, THD, and low efficiency. The next step is to categorize standalone inverters as either symmetrical or asymmetrical (Prasad et al., 2021). Using the same value for each DC source indicates a symmetrical arrangement, while using different values for the DC sources results in an asymmetrical design. Meraj et al. (2020) presents two configurations ideal for low- and medium-rated solar power generation. According to Samadaei et al. (2016), FC and NPC MLIs struggle with voltage balance.

MLIs are increasingly used with PV systems as their primary energy source, and a segregated MLI architecture is best for PV integration (Alishah et al., 2017). These systems are highly efficient at electricity generation and have the added benefit of being environmentally friendly (Samadaei et al., 2018). The production of solar PV can be influenced by variations in temperature

and solar radiation over time (Narendra Babu, 2024). A PV system's efficient operation heavily relies on implementing MPPT techniques. Numerous advanced MPPT techniques have been developed to improve the performance of PV systems (Alishah et al., 2016). DC-DC converters effectively handle duty cycle fluctuation to optimize power in MPPT systems. MPPT methods such as hill climbing (HC) and perturbing and observing (P&O) are commonly used due to their straightforwardness (Shaik et al., 2023). Choosing the best MPPT methodology for an application can be challenging because each approach has its advantages and disadvantages. The HC and P&O algorithms are unable to achieve global maximum partial probability (GMPP) in partial shadow (Akbari et al., 2022).

### 1.3 Challenges

Two-level voltage source inverters are not ideal for greater power applications due to their inability to handle high voltages and the increased electromagnetic interference caused by higher  $dv/dt$  (Krishnachaitanya and Chitra, 2021). It is necessary to address these issues to overcome these limitations. MLIs are the best option, offering advantages such as reduced voltage step, improved power quality, less switching losses, minimal harmonics, and improved electromagnetic compatibility (Mustafa et al., 2022). Additionally, as the voltage level rises in diode-clamped MLI systems, capacitor voltage balancing becomes challenging, limiting them to three levels. The utilization of FC-MLIs necessitates an increased number of DC capacitors to accommodate increased voltage levels (Hosseinzadeh et al., 2021). Nevertheless, it is possible to adjust the switching combinations and achieve balanced DC capacitor voltage (Siddique et al., 2019). CHB MLI architecture has gained in popularity and reliability because of its modularity. Nevertheless, every bridge needs a separate DC power supply. Additionally, as the levels grow, there is a greater demand for switches (Thakre et al., 2019). Topologies have been proposed as a cost-effective solution to address power quality concerns and meet high grid-code criteria (Montazer et al., 2021). These topologies are mostly derived from conventional ones; novel optimal MLI designs are required to provide high reliability, low THD, reduced blocking voltage, more output levels, and fewer components. This can reduce inverter size and price.

### 1.4 Contributions

Some of the most important contributions of this study are:

- The design of a standalone solar PV system integrated with a PV boost DC-DC SIMO converter and a 21-level MLI architecture that minimizes the number of components and reduces voltage stress, total size, and cost.
- An EINC-MPPT is used in the PV standalone system to offer a fast dynamic response, track maximum power, and regulate the PV module output voltage.
- The LSCMSPWM approach delivers a better-synthesized output waveform from the MLI, and the resulting THD of 2.26% also fulfills IEEE standards.




FIGURE 3 (A) EINC-MPPT controlled PV boost DC-DC closed loop SIMO converter. (B) Solar PV integrated with the PV boost DC-DC SIMO converter for proposed MLI.

TABLE 1 Specifications of the solar PV module SIMO converter.

215W PV module		PV boost DC-DC SIMO converter	
$P_{pv}$	213.15W	L	1.28 mH
$I_{pv}$	7.35A	C	1.31 $\mu$ F
$V_{pv}$ module	29 V	$V_{pv}$ Input	112.8 V
$I_{sc}$	7.84A	$\delta$	0.718
$V_{oc}$	36.3 V	$V_{Bdc}$ Output	400 V
Irradiance	1,000 W/m <sup>2</sup>	Capacitor ratings (3 No's)	$C_1 = C_2 = C_3 = 9,000 \mu$ F
Temperature	25°C		

- d. The suggested MLI is appropriate for medium-power and grid-connected renewable energy systems applications.
- e. The qualitative and quantitative parameters of the proposed 21-level MLI outperform conventional topologies.

### 1.5 Structure

This study is arranged as follows. The standalone solar PV system and DC-DC boost SIMO converter are presented in Section 1. Section 2 provides a detailed explanation of the suggested 21-level MLI topology operation. In Section 3, both simulation and hardware validation results are presented. Section 4 evaluates and compares the performance parameters of various MLI topologies with the proposed MLI. Finally, Section 5 covers conclusions and future scope.




FIGURE 4 EINC-MPPT technique flowchart.




FIGURE 5 Proposed 21-level MLI architecture.

## 2 Proposed system

The proposed system’s overall block diagram consists of a solar PV system and a PV boost DC–DC SIMO converter with a proposed MLI (Figure 1). PV technology converts light energy into electrical energy, and solar PV can modify its power production in response to changes in weather conditions and temperature. The suggested method uses a three-level converter with the EINC-MPPT technique to send DC power from PV cells to the proposed MLI architecture. The inverter collects the power that the PV panels generate. A driver circuit will activate switches as needed, employing logic circuits to produce switching pulse patterns via sequence generators. Ultimately, the proposed MLI will provide the load with 21-level output.

### 2.1 Design of the solar PV system

The proposed standalone solar PV system includes a selected solar panel, the 1Soltech 1STH-215-P, which has six series and two parallel units per string. Figures 2A, B display the equivalent circuit of the solar PV cell and the characteristics of the solar PV panel.  $D_i$  is the diode,  $R_{pa}$ ,  $R_{se}$  are the resistances of parallel and

series resistances, and  $n_{pa}$ ,  $n_{se}$  are the number of parallel and series connected cells, respectively.

From the ideal PV circuit, the diode current can be calculated using Equation 1:

$$I_{Di} = I_0 \left( e^{\frac{V_{Di}}{\gamma V_T}} - 1 \right), \tag{1}$$

where  $\gamma$  is the ideality constant, saturation current is  $I_0$ , thermal voltage  $V_T = \left( \frac{kT_c}{q} \right)$  depends on the charge of electron  $q$ , cell temperature is  $T_c$ , and Boltzmann’s constant is  $k$ , equal to  $1.3,806,503 \times 10^{-23}$  J/K.

Panel Output power can be calculated by using Equation 2:

$$P_{PV} = V_{PV} \times I_{PV}. \tag{2}$$

By applying KCL to the PV cell equivalent circuit,

Therefore solar PV output current can be calculated by using Equations 3, 4:

$$I_{PV} = I_S - I_{Di} - I_{pa} = I_S - I_0 \left( e^{\frac{V_D}{\gamma V_T}} - 1 \right) - I_p, \tag{3}$$

$$I_{PV} = n_{pa} I_S - n_{pa} I_0 \left( e^{\left( \frac{1}{\gamma V_T} \right) \left( \frac{V_{PV}}{n_{se}} + \frac{R_{se} I_{PV}}{n_{pa}} \right)} - 1 \right) - \frac{n_{pa}}{R_{pa}} \left( \frac{V_{PV}}{n_{se}} + \frac{R_{se} I_{PV}}{n_{pa}} \right), \tag{4}$$




FIGURE 6 Voltage levels (A–U) of proposed 21-level MLI.

The short circuit current ( $I_s$ ) and irradiance intensity can be calculated using Equations 5, 6:

$$I_{s(T)} = I_{s(TR)} [\beta(T - T_R) + 1], \quad (5)$$

where the temperature coefficient is  $\beta$ , reference temperature is  $T_R$ , and short circuit current  $I_{s(TR)}$  values are included in the PV data sheets.

Therefore, the irradiance intensity is

$$I_{s(G)} = I_{s(Gn)} \frac{G}{G_n}, \quad (6)$$

where  $G_n$  indicates normal irradiation value.

The saturation current ( $I_0$ ) can be calculated by Equation 7:

$$I_0 = \frac{I_s}{\left( e^{\frac{V_{Di}}{V_T}} - 1 \right)}. \quad (7)$$

## 2.2 PV boost DC–DC SIMO converter with the EINC-MPPT technique

Figures 3A, B show the connection of a PV boost DC–DC SIMO converter to solar PV panels with EINC-MPPT and solar PV-integrated with PV boost DC–DC SIMO converter for the proposed MLI. This converter consists of switches ( $S_B, S_L$ ), three DC-link capacitors ( $C_1, C_2, C_3$ ), and a boost inductor ( $L$ ) to bring the output voltage of the PV system up to a satisfactory level for the inverter input (Rao et al., 2018). The boost converter employs an EINC-MPPT algorithm to automatically track the MPP of the PV array. The following subsections provide a comprehensive explanation of several aspects of the suggested technique.

When switch  $S_B$  is on, the output state is isolated, and an inductor ( $L$ ) and a switch ( $S$ ) are used to transfer the increasing input current ( $I_{PV}$ ). The solar PV output voltage ( $V_{PV}$ ) powers the inductor while the switch is on ( $T_{on}$ ).

Therefore the inductor voltage can be calculated using Equation 8:

$$V_L = L \frac{di}{dt}. \quad (8)$$

When switch  $S_B$  is off ( $T_{off}$ ), current from the inductor is forced to flow through the load and diode ( $D$ ). This diode can load the inductor ( $L$ ) from the voltage source.

Therefore the output voltage of converter is  $V_{Bdc}$  and can be calculated Equation 9:

$$V_{Bdc} = V_{PV} + L \frac{di}{dt}. \quad (9)$$

The boost converter output voltage is controlled by the duty cycle ( $\delta$ ) of the control switch. By altering the switch's on-time, the output voltage can be precisely controlled.

Therefore, the DC–DC boost converter output voltage can be calculated by Equation 10:

$$V_{Bdc} = V_{PV} \left( \frac{1}{1 - \delta} \right), \quad (10)$$

where  $\delta = \frac{T_{on}}{T_{on} + T_{off}}$ .

The inductor and capacitor ratings are calculated using Equations 11, 12:

$$L = \frac{V_{PV} * \delta}{(f_s * \Delta I_L)}, \quad (11)$$

$$C = \frac{I_0 * \delta}{(f_s * \Delta V_{Bdc})}, \quad (12)$$

where  $\Delta I_L$  is the input current,  $\Delta V_{Bdc}$  is the output voltage ripple factors, and  $f_s$  is the switching frequency. To obtain a reasonable estimate of the values of the inductor and capacitor, it is recommended limiting  $\Delta I_L$  to 30% and generally

TABLE 2 Proposed MLI switching states.

Level	Switching states (ON = 1 and OFF = 0)										Active sources between a and b	Output level voltage $V_0$ (volts)
	$S_A$	$S_B$	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	$S_8$		
$L_{ev1}$	0	0	0	1	1	0	0	1	1	0	$V_3+V_1+V_2$	$+10V_{dc} = 400\text{ V}$
$L_{ev2}$	1	0	0	0	1	0	0	1	1	0	$V_2+V_3$	$+9V_{dc} = 360\text{ V}$
$L_{ev3}$	0	1	0	1	0	0	0	1	1	0	$V_1+V_3$	$+8V_{dc} = 320\text{ V}$
$L_{ev4}$	0	0	0	1	0	1	0	1	1	0	$V_3$	$+7V_{dc} = 280\text{ V}$
$L_{ev5}$	1	0	0	0	0	1	0	1	1	0	$-V_1+V_3$	$+6V_{dc} = 240\text{ V}$
$L_{ev6}$	0	1	1	0	0	0	0	1	1	0	$-V_2+V_3$	$+5V_{dc} = 200\text{ V}$
$L_{ev7}$	0	0	1	0	0	1	0	1	1	0	$-V_2-V_1+V_3$	$+4V_{dc} = 160\text{ V}$
$L_{ev8}$	0	0	0	1	1	0	1	0	1	0	$V_1+V_2$	$+3V_{dc} = 120\text{ V}$
$L_{ev9}$	1	0	0	0	1	0	1	0	1	0	$V_2$	$+2V_{dc} = 80\text{ V}$
$L_{ev10}$	0	1	0	1	0	0	0	1	0	1	$V_1$	$+1V_{dc} = 40\text{ V}$
$L_{ev11}$	0	0	0	1	0	1	0	1	0	1	—	$0V_{dc} = 0\text{ V}$
$L_{ev12}$	1	0	0	0	0	1	0	1	0	1	$-V_1$	$-1V_{dc} = -40\text{ V}$
$L_{ev13}$	0	1	1	0	0	0	1	0	1	0	$-V_2$	$-2V_{dc} = -80\text{ V}$
$L_{ev14}$	0	0	1	0	0	1	0	1	0	1	$-V_2-V_1$	$-3V_{dc} = -120\text{ V}$
$L_{ev15}$	0	0	0	1	1	0	1	0	0	1	$V_1+V_2-V_3$	$-4V_{dc} = -160\text{ V}$
$L_{ev16}$	1	0	0	0	1	0	1	0	0	1	$V_2-V_3$	$-5V_{dc} = -200\text{ V}$
$L_{ev17}$	0	1	0	1	0	0	1	0	0	1	$V_1-V_3$	$-6V_{dc} = -240\text{ V}$
$L_{ev18}$	0	0	0	1	0	1	1	0	0	1	$-V_3$	$-7V_{dc} = -280\text{ V}$
$L_{ev19}$	1	0	0	0	0	1	1	0	0	1	$-V_1-V_3$	$-8V_{dc} = -320\text{ V}$
$L_{ev20}$	0	0	1	1	0	0	1	0	0	1	$-V_2-V_3$	$-9V_{dc} = -360\text{ V}$
$L_{ev21}$	0	0	1	0	0	1	1	0	0	1	$-V_2-V_1-V_3$	$-10V_{dc} = -400\text{ V}$
Blocking voltage (BV)	$2V_{dc}$	$2V_{dc}$	$3V_{dc}$	$3V_{dc}$	$3V_{dc}$	$3V_{dc}$	$7V_{dc}$	$7V_{dc}$	$7V_{dc}$	$7V_{dc}$	$44V_{dc}$	

assuming  $\Delta V_{Bdc}$  at 5%. The characteristics of the solar PV module DC-DC boost converter requirements are detailed in Table 1.

The MPPT controller controls the performance of the boost converter by considering inputs such as temperature, solar radiation, PV array ( $V_{oc}$  and  $I_{sc}$ ) characteristics, and DC link voltage. When the operating point varies around the maximum power point (MPP), especially in situations with rapidly changing irradiance levels, the effectiveness of conventional incremental and conductance MPPT algorithms decreases. To address these problems, an EINC-MPPT technique is implemented; Figure 4 illustrates a flowchart of an EINC-MPPT technique.

### 2.3 Proposed 21-level asymmetrical MLI topology

The proposed 21-level MLI architecture consists of fewer components without any inductors, capacitors, and diodes (Figure 5). It consists of only two bidirectional switches ( $S_A$  and  $S_B$ ), eight unidirectional switches ( $S_1, S_2, S_3, S_4, S_5, S_6, S_7, S_8$ ), and three asymmetrical voltage sources ( $V_1, V_2, V_3$ ) to achieve 21 voltage levels, with each voltage step  $V_{dc} = 40\text{ V}$  and the maximum output voltage 400 V. The DC voltage ratio is crucial for maximizing output voltage and reducing the inverter's TSV. Based on the recommended MLI architecture, the required component estimations follow.



TABLE 3 Proposed 21-level MLI current conduction paths.

Level	Active sources between a and b	Current conduction path	Voltage stress on switches	Output voltage $V_0$ (volts)
$L_{ev1}$	$V_3+V_1+V_2$	$V_1-V_2-S_3-S_6-V_3-S_7-L-S_2-V_1$	$S_1, S_4, S_A, S_B, S_5,$ and $S_8$	$+10V_{dc} = 400\text{ V}$
$L_{ev2}$	$V_2+V_3$	$V_2-S_3-S_6-V_3-S_7-L-S_A-V_2$	$S_1, S_2, S_4, S_B, S_5,$ and $S_8$	$+9V_{dc} = 360\text{ V}$
$L_{ev3}$	$V_1+V_3$	$V_1-S_B-S_6-V_3-S_7-L-S_2-V_1$	$S_1, S_3, S_4, S_A, S_5,$ and $S_8$	$+8V_{dc} = 320\text{ V}$
$L_{ev4}$	$V_3$	$V_3-S_7-L-S_2-S_4-S_6-V_3$	$S_1, S_3, S_A, S_B, S_5,$ and $S_8$	$+7V_{dc} = 280\text{ V}$
$L_{ev5}$	$-V_1+V_3$	$V_1-S_4-S_6-V_3-S_7-L-S_A-V_1$	$S_1, S_2, S_3, S_B, S_5,$ and $S_8$	$+6V_{dc} = 240\text{ V}$
$L_{ev6}$	$-V_2+V_3$	$V_2-S_B-S_6-V_3-S_7-L-S_1-V_2$	$S_2, S_3, S_4, S_A, S_5,$ and $S_8$	$+5V_{dc} = 200\text{ V}$
$L_{ev7}$	$-V_2-V_1+V_3$	$V_2-V_1-S_4-S_6-V_3-S_7-L-S_1-V_2$	$S_2, S_3, S_A, S_B, S_5,$ and $S_8$	$+4V_{dc} = 160\text{ V}$
$L_{ev8}$	$V_1+V_2$	$V_1-V_2-S_3-S_5-S_7-L-S_2-V_1$	$S_1, S_4, S_A, S_B, S_6,$ and $S_8$	$+3V_{dc} = 120\text{ V}$
$L_{ev9}$	$V_2$	$V_2-S_3-S_5-S_7-L-S_A-V_2$	$S_1, S_2, S_4, S_B, S_6,$ and $S_8$	$+2V_{dc} = 80\text{ V}$
$L_{ev10}$	$V_1$	$V_1-S_B-S_6-S_8-L-S_2-V_1$	$S_1, S_3, S_4, S_A, S_5,$ and $S_7$	$+1V_{dc} = 40\text{ V}$
$L_{ev11}$	-	$S_2-S_4-S_6-S_8-L-S_2$	$S_1, S_3, S_A, S_B, S_5,$ and $S_7$	$0V_{dc} = 0\text{ V}$
$L_{ev12}$	$-V_1$	$V_1-S_4-S_6-S_8-L-S_A-V_1$	$S_1, S_2, S_3, S_B, S_5,$ and $S_7$	$-1V_{dc} = -40\text{ V}$
$L_{ev13}$	$-V_2$	$V_2-S_B-S_5-S_7-L-S_1-V_2$	$S_2, S_3, S_4, S_A, S_6,$ and $S_8$	$-2V_{dc} = -80\text{ V}$
$L_{ev14}$	$-V_2-V_1$	$V_2-V_1-S_4-S_6-S_8-L-S_1-V_2$	$S_2, S_3, S_A, S_B, S_5,$ and $S_7$	$-3V_{dc} = -120\text{ V}$
$L_{ev15}$	$V_1+V_2-V_3$	$V_1-V_2-S_3-S_5-V_3-S_8-L-S_2-V_1$	$S_1, S_4, S_A, S_B, S_6,$ and $S_7$	$-4V_{dc} = -160\text{ V}$
$L_{ev16}$	$V_2-V_3$	$V_2-S_3-S_5-V_3-S_8-L-S_A-V_2$	$S_1, S_2, S_4, S_B, S_6,$ and $S_7$	$-5V_{dc} = -200\text{ V}$
$L_{ev17}$	$V_1-V_3$	$V_1-S_B-S_5-V_3-S_8-L-S_2-V_1$	$S_1, S_3, S_4, S_A, S_6,$ and $S_7$	$-6V_{dc} = -240\text{ V}$
$L_{ev18}$	$-V_3$	$V_3-S_8-L-S_2-S_4-S_5-V_3$	$S_1, S_3, S_A, S_B, S_6,$ and $S_7$	$-7V_{dc} = -280\text{ V}$
$L_{ev19}$	$-V_1-V_3$	$V_1-S_4-S_5-V_3-S_8-L-S_A-V_1$	$S_1, S_2, S_3, S_B, S_6,$ and $S_7$	$-8V_{dc} = -320\text{ V}$
$L_{ev20}$	$-V_2-V_3$	$V_2-S_B-S_5-V_3-S_8-L-S_1-V_2$	$S_2, S_3, S_4, S_A, S_6,$ and $S_7$	$-9V_{dc} = -360\text{ V}$
$L_{ev21}$	$-V_2-V_1-V_3$	$V_2-V_1-S_4-S_5-V_3-S_8-L-S_1-V_2$	$S_2, S_3, S_A, S_B, S_6,$ and $S_7$	$-10V_{dc} = -400\text{ V}$

### 2.3.1 Components selection

For the proposed MLI asymmetric operation required DC voltage sources are represented below using Equation 13:

$$V_1 = 1V_{dc}; V_2 = 2V_{dc}; V_3 = 7V_{dc}. \tag{13}$$

The required DC sources, switches, driver circuits, and maximum output voltage of the proposed MLI are determined using Equations 14–17, where  $N_{Lev}$  indicates the number of levels:

$$N_{Sources}^{Prop} = \frac{(N_{Lev} - 3)}{6}, \tag{14}$$


$$N_{Switches}^{Prop} = \frac{(N_{Lev} - 1)}{2}, \tag{15}$$

$$N_{Driver\ circuits}^{Prop} = \frac{(N_{Lev} - 1)}{2} = 10. \tag{16}$$

The maximum voltage output ( $V_{o,max}$ ) is

$$V_{0,max}^{Prop} = \frac{(N_{Lev} - 1)}{2} \times V_{dc} = 10 \times 40 = 400V. \tag{17}$$

The switches are vital in producing 21 levels using the switching pattern generated by the switching pulse generators. The suggested operational modes of the MLI topology are shown in Figures 6A–U. The various output voltage levels and their corresponding switching states are detailed in Table 2. The current conduction paths are listed in Table 3, and the waveform of the predicted output voltage of the suggested MLI is displayed in Figure 7.



### 2.3.2 Level-shifted constant multicarrier sinusoidal pulse width modulation (LSCMSPWM) technique

The proposed MLI needs the right modulation methods to obtain a lower THD that meets the IEEE standard limits and provides good power from the MLI end. Modulation methods enhance the synthesis of the MLI output waveform. To provide gating signals for the power switching devices of the converter, the fundamental frequency is used. In this case, a pulse width modulation technique is used as a control. The optimal reference sinusoidal pulse is associated with level-shifted average level constant multicarrier signals of similar characteristics, which are used to generate gating signals for controlling power converter switches.

This control approach requires  $(N_{Lev}-1)/2$  average level constant multicarrier signals to achieve the required output voltage levels. The modulation technique generates the model voltage output waveform and logic gate-based (LGB) switching gate pulse generators to store the switching order of every switching device (Figures 8A, B). Ten average-level constant multicarrier pulses ( $MC_{a1} - MC_{a10}$ ) can produce 21 voltage levels with different shift values but equal frequency. Gate pulse patterns for power converter switching devices

are generated by comparing average level constant multicarrier carrier signals with a pure sinusoidal waveform signal ( $V_{ref} = |V_m \sin(\omega t)|$ ).


The amplitude of the level-shift constant multicarrier pulse modulated index ( $M_a$ ) is calculated using Equation 18:

$$M_a^{index} = \frac{V_m}{[(N_{Lev}-1)/2] \times V_{cr}} \tag{18}$$


The variables  $V_m$  and  $V_{cr}$  denote the peak voltage amplitude of the reference signal and the voltage of the constant multicarrier signals, respectively. The proposed 21-level MLI topology requires one fundamental sinusoidal waveform with a 50 Hz frequency as a reference and ten average-level constant multicarrier signals to generate the pulses for power switches. The RMS output voltage of the proposed MLI with its respective modulation index can be calculated using Equation 19:

$$V_{ab}^{Out} \approx M_a^{index} \frac{V_{dc}}{\sqrt{2}} \tag{19}$$

The optimal output voltage waveform is clipped more frequently as the switching frequency increases. This limits its fluctuation to short intervals.



(A)



(B)

FIGURE 8 (A) Expected output voltage waveform of the LSCMSPWM technique. (B) LSCMSPWM technique switching sequence generation for proposed 21-level MLI.




FIGURE 9 (A) Simulated output voltage of the solar PV panel and DC-DC boost converter on the side of the SIMO converter. (B) Simulated input and output voltages of the PV boost DC-DC SIMO converter. (C) DC-link voltage response with different MPPT algorithms.




TABLE 4 Specifications of the proposed MLI experimental setup.

Apparatus/parameter	Range/type
Driver board	TLP-250
Load	R = 100–400 Ω, L = 100–400 mH
Switching frequency	5 kHz
DC sources	0–500 V/programmable
IGBT module	600 V, 75 A/(CM75DU-12H)
Controller	dSPACE RTI 1104
Fundamental frequency	50 Hz

### 3 Result analysis

To observe the proposed MLI’s real-time response to various load conditions, it is necessary to simulate and validate the recommended MLI architecture by implementing the prototype. The subsequent sections detail the outcomes of both the simulation and experimental results.


#### 3.1 Simulation results

The simulation results of the solar PV panel and PV-boost SIMO converter output voltages with EINC-MPPT are displayed in Figure 9A. The solar PV panel at MPP generates 112.8 V and is boosted to 400 V using a PV boost converter on the side of a SIMO converter. The PV boost DC–DC SIMO-converter simulated input and output voltages are displayed in Figure 9B. The DC link voltage response comparison for different MPPT techniques is displayed in Figure 9C. The proposed EINC MPPT technique is very effective, with a lower settlement time of 0.085 s than other MPPT techniques.


The suggested MLI circuit is modeled and simulated using MATLAB/Simulink software. The switch pulse patterns are produced at a switching frequency of 5 kHz by comparing the multicarrier signals through a 50 Hz sinusoidal signal. The modeled topology is tested for R-load as well as RL-loads. The output voltage and current waveforms of the proposed MLI are shown in Figures 10A–C. These show the output voltage and current waveforms of the MLI with R = 200Ω load and the output voltage and current waveforms of the MLI with an RL-load (R = 200Ω, L = 200 mH), respectively. The simulated FFT analysis THD of 2.06% is displayed in Figure 10D.


#### 3.2 Hardware results

The experimental testing of the proposed MLI architecture was conducted, and the component specifications are listed in Table 4.



Power-switching IGBT (CM75DU-12H) devices, optocouplers (MCT2E), and asymmetrical DC sources are used to implement this hardware prototype. The dSPACE RT1104 controller is used to generate the switching sequence for each switching device, using optocouplers for activation. The hardware prototype was tested with various load conditions, achieving a 21-level output voltage of 400 V. The voltage and current output waves were examined, and the





results were captured using a DSO connected to the prototype via a differential probe. A hardware prototype of the suggested MLI is shown in Figure 11A.

Figure 11B presents the experimental output voltage waveforms of the solar PV panel as well as the PV-boost converter. Figure 11C presents the input and output voltages of the PV-boost DC-DC SIMO converter.

Figures 12A-D present the output voltage as well as the voltage and current waveforms of a proposed MLI for R = 200Ω load and RL-load (R = 200Ω, L = 200 mH), as well as the output voltage waveform for various modulation index (Ma) values, respectively. Figures 13A-D present the output current behavior when the dynamic load changes from R- to RL-load. Figures 14A-E present the output current behavior when the dynamic load changes from RL- to R-. The output voltage THD is 2.26%—in line with IEEE standards.

## 4 Comparative analysis

The proposed 21-level MLI architecture was compared using performance indicators like TSV, THD, losses, efficiency and reliability parameters' fault rate (FR<sub>T</sub>), and mean time to failure (MTTF<sub>T</sub>). Procedures and computations for these performance indicators are discussed below. Various qualitative and quantitative parameters are compared, tabulated, and graphically illustrated.

### 4.1 Total standing voltage (TSV) calculation

TSV is extensively used to choose power switches. All power-switching devices in the design have an influence on TSV (Prasad and Dhanamjayulu, 2022). To calculate the blocked voltage across power-switching devices,  $V_{Sbi} = V_i$  and  $V_{Suni} = 2V_i$  are the voltage stresses on the bi- and uni-directional switches, respectively, where  $i = 1, 2, n$  and  $n$  is the power switch.

Therefore, the maximum output voltage is calculated using Equation 20:

$$V_{o,max} = 10V_{dc} = 400V. \quad (20)$$

The maximum blocking voltage (MBV) of particular switches can be calculated using Equations 21–23:

$$MBV_{SA} = MBV_{SB} = 2V_{dc}, \quad (21)$$

$$MBV_{S1} = MBV_{S2} = MBV_{S3} = MBV_{S4} = 3V_{dc}, \quad (22)$$

$$MBV_{S5} = MBV_{S6} = MBV_{S7} = MBV_{S8} = 7V_{dc}. \quad (23)$$

The normalized voltage stress (NV<sub>stress</sub>) is defined as the ratio of the switch's V<sub>stress</sub> to V<sub>o,max</sub>. The V<sub>stress</sub> is the true voltage stress. Respective switch voltage stress values are listed in Table 5.





FIGURE 14 (Continued).





**FIGURE 14** (Continued). Experimental voltage and current waveforms for dynamic load changes from RL- to R-load. **(A)** {100 Ω + 200 mH} to 100 Ω. **(B)** {200 Ω + 200 mH} to 200 Ω. **(C)** {100 Ω + 400 mH} to 100Ω. **(D)** {200 Ω + 400 mH} to 200Ω. **(E)** Experimental THD of suggested MLI.

Figures 15A, B show each switch voltage stress distribution and the normalized voltage stress (%). The MLI design's maximum output voltage is  $10V_{dc}$ , which has 21 levels; however, the algebraic total of DC sources exceeds the switch's MBV ( $7V_{dc}$ ). Despite unequal voltage stress across the switches in the suggested MLI architecture, four switches have a maximum voltage stress of  $7V_{dc}$  ( $S_5, S_6, S_7,$  and  $S_8$ ). The smallest voltage stress is 20% of the two power switches ( $S_A$  and  $S_B$ ) and 30% intermediate voltage stress of the remaining four switches ( $S_1, S_2, S_3,$  and  $S_4$ ). Therefore, to save money, the suggested MLI design aims to increase DC source intake while minimizing TSV and switches.

The TSV is given as the algebraic sum of MBV across individual switches and is expressed in Equations 24, 25, providing the  $TSV_{PU}$  value thus:

$$TSV = MBV_{SA} + MBV_{SB} + MBV_{S1} + \dots + MBV_{S8}, \quad (24)$$

$$TSV_{PU}^{Proposed} = \frac{TSV}{V_{O,max}}. \quad (25)$$

The suggested topology  $TSV^{Proposed}$  can be calculated using Equations 26, 27:

$$\begin{aligned} TSV^{Proposed} &= 2[MBV_{SA}] + 4[MBV_{S1} + MBV_{S5}] \\ &= 4V_{dc} + 4[3V_{dc} + 7V_{dc}] \\ &= [4V_{dc} + 12V_{dc} + 28V_{dc}] \\ TSV^{Proposed} &= 44V_{dc}, \end{aligned} \quad (26)$$

$$TSV_{PU}^{Proposed} = \frac{44V_{dc}}{10V_{dc}} = 4.4. \quad (27)$$

TABLE 5 Voltage stress comparisons across power switches.

Switch	Voltage stress ( $V_{stress}$ )	Normalized voltage stress ( $N_{V_{stress}}$ ) in (%)
S <sub>1</sub>	3V <sub>dc</sub>	(3V <sub>dc</sub> /10V <sub>dc</sub> ) = 30%
S <sub>2</sub>	3V <sub>dc</sub>	(3V <sub>dc</sub> /10V <sub>dc</sub> ) = 30%
S <sub>3</sub>	3V <sub>dc</sub>	(3V <sub>dc</sub> /10V <sub>dc</sub> ) = 30%
S <sub>4</sub>	3V <sub>dc</sub>	(3V <sub>dc</sub> /10V <sub>dc</sub> ) = 30%
S <sub>5</sub>	7V <sub>dc</sub>	(7V <sub>dc</sub> /10V <sub>dc</sub> ) = 70%
S <sub>6</sub>	7V <sub>dc</sub>	(7V <sub>dc</sub> /10V <sub>dc</sub> ) = 70%
S <sub>7</sub>	7V <sub>dc</sub>	(7V <sub>dc</sub> /10V <sub>dc</sub> ) = 70%
S <sub>8</sub>	7V <sub>dc</sub>	(7V <sub>dc</sub> /10V <sub>dc</sub> ) = 70%
S <sub>A</sub>	2V <sub>dc</sub>	(2V <sub>dc</sub> /10V <sub>dc</sub> ) = 20%
S <sub>B</sub>	2V <sub>dc</sub>	(2V <sub>dc</sub> /10V <sub>dc</sub> ) = 20%

Therefore, the suggested MLI’s peak inverse voltage (PIV) can be calculated by Equation 28:

$$PIV^{Proposed} = (N_{lev} - 1) = 20V_{dc}. \quad (28)$$

### 4.2 Cost function (CF)

The cost function (CF) can be calculated using some quantitative aspects of the suggested topology, such as a number of DC sources ( $N_{DC}$ ), switches ( $N_{Swi}$ ), gate driver circuits ( $N_{Dri}$ ), diodes ( $N_{Dio}$ ), capacitors ( $N_{Cap}$ ), and the per unit value of TSV ( $TSV_{pu}$ ) of the topology (Prasad et al., 2021). Therefore, the CF can be

calculated by Equation 29:

$$CF = (N_{Swi} + N_{DC} + N_{Dri} + N_{Dio} + N_{Cap} + \alpha TSV_{pu}). \quad (29)$$

In this calculation of the cost function, the weight coefficient  $\alpha$  value should be considered lower than 1 as well as larger than 1. In order to best evaluate the cost function, the developed MLI uses an approximation of  $\alpha$  values of 0.5 (<1) and 1.5 (>1) (Shaik and Dhanamjayulu, 2021). Equation 30 calculates the cost function per level:

$$\frac{CF}{N_{Lev}} = \frac{N_{Swi} + N_{Dio} + N_{Cap} + N_{Dri} + N_{DC} + \alpha TSV_{pu}}{N_{Lev}}. \quad (30)$$

Therefore,  $CF/N_{Lev}$  for the suggested 21-level MLI topology with  $\alpha$  values of 0.5 and 1.5 are 1.20 and 1.409, respectively.

### 4.3 Power loss and efficiency calculation

Two notable power losses occur in multilevel inverters: conduction ( $P_{Cond}$ ) and switching losses ( $P_{Swi}$ ). Total conduction loss is determined by summing the conduction losses of both IGBTs ( $P_{CSW}$ ) and anti-parallel diodes ( $P_{CD}$ ) along the current path (Prasad and Dhanamjayulu, 2022). This can be expressed using Equations 31, 32:

$$P_{Cond}(t) = P_{CSW}(t) + P_{CD}(t), \quad (31)$$

$$P_{Cond}(t) = \left( [V_{Swi} + R_{Swi}i_m^\beta(t)] + [V_{Dio} + R_{Dio}i_m(t)] \right) i_m(t), \quad (32)$$

where  $i_m$  (4A) is the peak output current. The threshold voltages for power switches and diodes are  $V_{Swi}$  (4 V) and  $V_{Dio}$  (0.7 V). Similarly,  $R_{Swi}$  (0.001 $\Omega$ ) and  $R_{Dio}$  (0.001 $\Omega$ ) represent the power switch on-state resistance and diode, respectively. The datasheet specifies  $\beta$  (0.01) as the power switch specification constant. If  $N_{Swi}$  and  $N_{Dio}$  are the switches and diodes are conducting at the same time ( $t$ ) to produce each level, then the average conduction loss is expressed using Equation 33:

$$P_{Cond} = \frac{1}{2\pi} \int_0^{2\pi} [N_{Swi}(t)P_{CSW}(t) + N_{Dio}(t)P_{CD}(t)] dt. \quad (33)$$




FIGURE 15 (A) Voltage stress distribution. (B) Normalized voltage stress in %.

TABLE 6 Summary of the proposed MLI power losses and efficiency.

Parameter/ Resistive loads	100 Ω	200 Ω	300 Ω	400 Ω
$V_{rms}$ (V)	282.84	282.84	282.84	282.84
$I_{rms}$ (A)	2.82	1.41	0.94	0.70
Output power $P_{outp}$ (W)	797.61	398.80	265.86	197.98
Conduction loss $P_{cond}$ (W)	18.82	13.40	11.25	10.70
Switching loss $P_{swil}$ (W)	0.030	0.007	0.003	0.002
Total loss $P_{Total}$ (W)	18.850	13.407	11.253	10.702
Input power $P_{inp}$ (W)	816.46	412.20	277.11	208.68
% Efficiency ( $\eta$ )	97.69	96.74	95.93	94.87

100 Ω, 200 Ω, 300 Ω and 400 Ω are the resistive loads.

Switching loss ( $P_{Swil}$ ) is the amount of power used when the switch turns on and off. This loss is calculated for the switch and the antiparallel diode. Equations 34–36 can be used to calculate the turn-on and -off energy loss ( $E_{on}$ ,  $E_{off}$ ):

$$E_{off-q} = \int_0^{t_{off}} (v(t)i(t))dt = \int_0^{t_{off}} \left[ \left( \frac{V_{SWq}}{t_{off}} t \right) \left( -\frac{I}{t_{off}} (t - t_{off}) \right) \right] dt, \tag{34}$$

$$E_{off-q} = \frac{1}{6} V_{SWq} I t_{off}. \tag{35}$$

Similarly,

$$E_{on-q} = \int_0^{t_{on}} (v(t)i(t))dt = \int_0^{t_{on}} \left[ \left( \frac{V_{SWq}}{t_{on}} t \right) \left( \frac{I'}{t_{on}} (t - t_{on}) \right) \right] dt$$

$$E_{on-q} = \frac{1}{6} V_{SWq} I' t_{on}. \tag{36}$$

The time it takes to turn the switch off is  $t_{off}$ , the time to turn it on is a  $t_{on}$ , and the corresponding losses from the switch are  $E_{off-q}$  and  $E_{on-q}$ , respectively. Although  $V_{SWq}$  represents the voltage of the switch when it is in the off state,  $I$  and  $I'$  represent the currents before and after the switch is turned on, respectively. The total switching losses can be calculated by Equation 37:

$$P_{Swil} = f \left[ \sum_{q=1}^{N_{SW}} \left( \sum_{i=1}^{N_{on-q}} E_{onqi} + \sum_{i=1}^{N_{off-q}} E_{offqi} \right) \right]. \tag{37}$$

The fundamental frequency is denoted by  $f$ ,  $N_{on-q}$ , and  $N_{off-q}$  and the number of times that the  $q^{th}$  switch is turned on or off during a single fundamental cycle. Therefore, the overall power losses is expressed using Equation 38:

$$P_{Total} = P_{Cond} + P_{Swil}. \tag{38}$$

The output power can thus be calculated by Equation 39:

$$P_{outp} = V_{rms} * I_{rms}. \tag{39}$$

The total efficiency ( $\eta$ ) can be calculated using Equation 40:

$$\% \eta = \frac{P_{outp}}{P_{inp}} = \frac{P_{outp}}{P_{outp} + P_{Total}} * 100, \tag{40}$$

where  $P_{outp}$  and  $P_{inp}$  are the output and input powers. Table 6 summarizes the power losses and efficiency of the suggested MLI. The efficiency for various loads is graphically illustrated in Figure 16.







FIGURE 16 Efficiency of proposed MLI at different loads.



(A)



(B)



(C)

FIGURE 17 (A) Mean downtime and mean time to repair a generic component. (B) Flowchart of reliability analysis. (C) Applications of the proposed MLI.

TABLE 7 Failure rates of each component using the approximation method (Shaik et al., 2023).

S.no.	Component	Failure rate (failures/hour)
1	Switches	$250 \times 10^{-9}$
2	Diodes	$100 \times 10^{-9}$
3	Capacitors	$300 \times 10^{-9}$

## 4.4 Reliability assessment

The reliability study determines the equipment's predicted lifetime and failure rate, which are crucial to determining the health of any electronic device. Manufacturing organizations can profit from this reliability study as they seek long-lasting, high-performing, and low-maintenance products, and the industry can also estimate the mean time-to-repair and mean downtime to resume operations (Figure 17A). Therefore, an estimation of how long a device will survive is essential. To determine a device's reliability, several factors are considered.

MTTF<sub>T</sub> and FR<sub>T</sub> are the key reliability assessment requirements. The hazard rate ( $\lambda_T$ ) is a prediction of failure over a certain timeframe. When FR is time-invariant, R(t) is reliability. Approximation and precise methods are preferred in power electronic circuit reliability testing. The mean time to the first failure is initially calculated to determine device durability. A high mean-time-to-failure (MTTF<sub>T</sub>) indicates reliability. This and the failure rate (FR<sub>T</sub>) of a device can be determined using MIL-HDBK 217E standard handbooks (Shaik et al., 2023). The approximation approach simplifies and accurately predicts FR<sub>T</sub> values for switches, diodes, and capacitors (mentioned in detail in Table 7), and the flowchart is shown in Figure 17B to calculate the MTTF<sub>T</sub> value.

Furthermore, as shown in Figure 17C, the suggested MLI keeps its self-voltage balanced, a unique quality that makes it suitable for a wide range of applications such as solar PV systems, fuel cells, battery-powered applications, and industrial generators. In addition, the suggested MLI might be used in medium-power micro-grids and grid configurations, offering a reliable solution for the problem of remote electrification.

The total MTTF<sub>T</sub> is estimated from power electronic circuit element FR values. Equation 41 is used to calculate  $\lambda_T$ :

$$\lambda_T = [(\lambda_{PS} \times N_{Swi}) + (\lambda_{PD} \times N_{Dio}) + (\lambda_{PC} \times N_{Cap})]. \quad (41)$$

Equation 42 is used to calculate the power electronic circuit MTTF<sub>T</sub>:

$$\text{MTTF}_T = \frac{1}{\lambda_T}. \quad (42)$$

The suggested MLI architecture was compared with numerous quantitative features of the existing MLI topologies, including the number of DC sources ( $N_{DC}$ ), power switches ( $N_{Swi}$ ), gate drivers ( $N_{Dri}$ ), diodes ( $N_{Dio}$ ), capacitors ( $N_{Cap}$ ), and component count per number of levels ( $CC/N_{Lev}$ ). When it comes to qualitative comparisons such as the TSVpu, THD, CF, FR<sub>T</sub>, and MTTF<sub>T</sub> features, Table 8 presents quantitative and qualitative

comparisons of the proposed 21-level MLI with existing topologies. All these comparisons indicate that the suggested 21-level MLI architecture is more economical, cost-effective, and achieves better performance outcomes.

## 5 Conclusion and future scope

This research proposed a novel 21-level MLI architecture for solar PV energy systems with fewer components. In addition, an EINC-based MPPT technique was used for constant PV panel power generation, even in partially shaded situations. The proposed MLI was tested for different loads, including R, RL, R-RL, and RL-R loads. The suggested MLI is simulated in MATLAB/Simulink and validated experimentally using hardware. The qualitative and quantitative comparative analysis with existing architectures demonstrates that the price, size, and TSV of the proposed MLI are reduced. The efficiency is 97.69%, and the CF/ $N_{Lev}$  for different weight coefficient ( $\alpha = 0.5$  and  $\alpha = 1.5$ ) values is 1.20 and 1.40, respectively. The reliability study parameter of  $\lambda_T$  is 0.0000025 failures/hour and MTTF<sub>T</sub> of 400000 h/failure are improved from the findings. The simulated THD is 2.06%, and the experimental THD is 2.26% under the IEEE standards. This suggested architecture can provide high-quality power from PV systems and improve power quality, voltage, and reactive power support for grid-connected systems, FACTS, RES, and EV applications. This research can also be appropriate for a battery storage system that the hotel and residential sectors can supply for emergency and standalone services.

## Data availability statement

The raw data supporting the conclusions of this article will be made available by the authors, without undue reservation.

## Author contributions

SN: conceptualization, formal analysis, investigation, methodology, software, validation, visualization, writing—original draft, and writing—review and editing. CD: investigation, methodology, project administration, resources, supervision, validation, visualization, and writing—review and editing.

## Funding

The authors declare that no financial support was received for the research, authorship, and/or publication of this article.

## Conflict of interest

The authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

TABLE 8 Quantitative and qualitative comparisons of the proposed 21-level MLI.

		Quantitative parameters						
Reference		$N_{Lev}$	$N_{DC}$	$N_{Swi}$	$N_{Dri}$	$N_{Dio}$	$N_{Cap}$	$CC/N_{Lev}$
Similar	Das et al. (2020)	21	4	12	12	0	0	1.33
	Rao et al. (2018)	21	4	13	13	0	0	1.42
	Siddique et al. (2020)	21	4	16	16	0	0	1.71
	Omer et al. (2020b)	21	4	11	11	0	0	1.23
	Sabyasachi et al. (2020)	21	3	14	14	0	0	1.47
	Sarwer et al. (2020)	21	7	16	16	0	0	1.85
	Meraj et al. (2020)	21	6	10	10	6	3	1.66
<b>Proposed MLI</b>		<b>21</b>	<b>3</b>	<b>10</b>	<b>10</b>	<b>0</b>	<b>0</b>	<b>1.09</b>
Others	Shaik and Dhanamjayulu (2021)	17	3	10	10	0	0	1.35
	Montazer et al. (2021)	19	5	11	10	2	0	1.47
	Thakre et al. (2019)	23	6	12	12	0	0	1.30
	Samadaei et al. (2016)	25	8	20	16	0	0	1.76
	Alishah et al. (2016)	31	6	16	16	0	0	1.22
	Samadaei et al. (2018)	33	8	24	18	0	0	1.51
		Qualitative parameters						
Reference	$N_{Lev}$	$TSV_{PU}$	%THD	$CF/N_{Lev}$		$\lambda_T$ (Failures/hour)	MTTF <sub>T</sub> =(1/ $\lambda_T$ ) (Hours/failure)	
				$\alpha = 0.5$	$\alpha = 1.5$			
Similar	Das et al. (2020)	21	4.50	6.67	1.44	1.65	0.0000030	333333.33
	Sinha et al. (2018)	21	5.50	6.43	1.41	1.67	0.0000030	333333.33
	Rao et al. (2018)	21	4.60	7.13	1.53	1.75	0.0000032	312500
	Siddique et al. (2020)	21	4.40	5.85	1.81	2.02	0.0000040	250000
	Omer et al. (2020b)	21	4.40	7.69	1.34	1.55	0.0000027	370370.37
	Sabyasachi et al. (2020)	21	5.60	-	1.60	1.87	0.0000035	285714.28
	Meraj et al. (2020)	21	4.40	4.28	1.77	1.98	0.0000040	250000
<b>Proposed MLI</b>		<b>21</b>	<b>4.40</b>	<b>2.26</b>	<b>1.20</b>	<b>1.40</b>	<b>0.0000025</b>	<b>400000</b>
Others	Shaik and Dhanamjayulu (2021)	17	7.05	4.12	1.56	1.97	0.0000025	400000
	Montazer et al. (2021)	19	4.66	3.20	1.59	1.84	0.0000029	344827.58
	Thakre et al. (2019)	23	11.45	4.84	1.55	2.05	0.0000030	333333.33
	Samadaei et al. (2016)	25	6.30	4.91	1.88	2.13	0.0000050	200000
	Alishah et al. (2016)	31	4.60	3.96	1.30	1.44	0.0000040	250000
	Samadaei et al. (2018)	33	5.20	4.27	1.59	1.75	0.0000060	166666.66

## Publisher's note

All claims expressed in this article are solely those of the authors and do not necessarily represent those of their affiliated

organizations, or those of the publisher, the editors, and the reviewers. Any product that may be evaluated in this article, or claim that may be made by its manufacturer, is not guaranteed or endorsed by the publisher.

## References

- Akbari, A., Ebrahimi, J., Jafarian, Y., and Bakhshai, A. (2022). A multilevel inverter topology with an improved reliability and a reduced number of components. *IEEE J. Emerg. Sel. Top. Power Electron.* 10 (1), 553–563. doi:10.1109/jestpe.2021.3089867
- Alhassane Soumana, R., Juma Saulo, M., and Maina Muriithi, C. (2022). New control strategy for multifunctional grid-connected photovoltaic systems. *Results Eng.* 14, 100422. doi:10.1016/j.rineng.2022.100422
- Ali Khan, M. Y., Liu, H., Yang, Z., and Yuan, X. (2020). A comprehensive review on grid connected photovoltaic inverters, their modulation techniques, and control strategies. *Energies* 13 (16), 4185. doi:10.3390/en13164185
- Alishah, R. S., Hosseini, S. H., Babaei, E., and Sabahi, M. (2017). Optimal design of new cascaded switch-ladder multilevel inverter structure. *IEEE Trans. Ind. Electron.* 64 (3), 2072–2080. doi:10.1109/tie.2016.2627019
- Alishah, R. S., Hosseini, S. H., Babaei, E., and Sabahi, M. (2016). A new general multilevel converter topology based on cascaded connection of sub multilevel units with reduced switching components, DC sources, and blocked voltage by switches. *IEEE Trans. Ind. Electron.* 63 (11), 7157–7164. doi:10.1109/tie.2016.2592460
- Babaei, E., Laali, S., and Alilu, S. (2014). Cascaded multilevel inverter with series connection of novel H-bridge basic units. *IEEE Trans. Ind. Electron.* 61 (12), 6664–6671. doi:10.1109/tie.2014.2316264
- Bana, P. R., Panda, K. P., Naayagi, R. T., Siano, P., and Panda, G. (2019). Recently developed reduced switch multilevel inverter for renewable energy integration and drives application: topologies, comprehensive analysis and comparative evaluation. *IEEE Access* 7, 54888–54909. doi:10.1109/access.2019.2913447
- Chappa, A., Gupta, S., Sahu, L. K., Gautam, S. P., and Gupta, K. K. (2021). Symmetrical and asymmetrical reduced device multilevel inverter topology. *IEEE J. Emerg. Sel. Top. Power Electron.* 9 (1), 885–896. doi:10.1109/jestpe.2019.2955279
- Das, D., Das, P., Pal, P. K., Mahto, K. k., and Mahato, B. (2024). Design, implementation and validation of a new multi-level topology with fewer components. *Microsyst. Technol.* 30, 1341–1352. doi:10.1007/s00542-023-05592-w
- Das, M. K., Chauhan, S. S., Buduma, P., Jana, K. C., and Ishara, S. (2020). "A hybrid novel cascaded asymmetrical 21-level inverter with reduced switches," in 2020 3rd International Conference on Energy, Power and Environment: Towards Clean Energy Technologies, Shillong, Meghalaya, India, 1–6. doi:10.1109/ICEPE50861.2021.9404463
- Das, M. K., Jana, K. C., and Sinha, A. (2018). Performance evaluation of an asymmetrical reduced switched multilevel inverter for a grid-connected PV system. *IET Renew. Power Gener.* 12 (2), 252–263. doi:10.1049/iet-rpg.2016.0895
- Hosseinzadeh, M. A., Sarebanzadeh, M., Rivera, M., Babaei, E., and Wheeler, P. (2021). A reduced single-phase switched-diode cascaded multilevel inverter. *IEEE J. Emerg. Sel. Top. Power Electron.* 9 (3), 3556–3569. doi:10.1109/jestpe.2020.3010793
- Krishnachaitanya, D., and Chitra, A. (2021). Quantitative analysis of asymmetric multilevel inverters with reduced device count from reliability and cost function perspective—a review. *IEEE Trans. Power Electron.* 36 (10), 11068–11086. doi:10.1109/tpel.2021.3071375
- Kumar, D., Nema, R. K., Gupta, S., Nema, S., and Dewangan, N. K. (2022). A new fault-tolerant multilevel inverter topology with enhanced reliability for PV application. *Arabian J. Sci. Eng.* 47 (11), 14841–14858. doi:10.1007/s13369-022-06992-2
- Majeed Shaikh, A., Fawad Shaikh, M., Ahmed Shaikh, S., Krichen, M., Ali Rahimoon, R., and Qadir, A. (2023). Comparative analysis of different MPPT techniques using boost converter for photovoltaic systems under dynamic shading conditions. *Sustain. Energy Technol. Assessments* 57, 103259. doi:10.1016/j.seta.2023.103259
- Meraj, S. T., Yahaya, N. Z., Hasan, K., and Masaoud, A. (2020). Single phase 21 level hybrid multilevel inverter with reduced power components employing low frequency modulation technique. *Int. J. Power Electron. Drive Syst.* 11 (2), 810. doi:10.11591/ijpeds.v11.i2.pp810-822
- Montazer, B. H., Olamaei, J., Hosseinpour, M., and Mozafari, B. (2021). A generalized diode containing bidirectional topology for multilevel inverter with reduced switches and power loss. *Int. J. Circuit Theory Appl.* 49 (9), 2959–2978.
- Mustafa, U., Arif, M. S. B., Kennel, R., and Abdelrahman, M. (2022). Asymmetrical eleven-level inverter topology with reduced power semiconductor switches, total standing voltage and cost factor. *IET Power Electron.* 15 (5), 395–411. doi:10.1049/pel2.12238
- Narendra Babu, P. (2024). Adaptive grid-connected inverter control schemes for power quality enrichment in microgrid systems: past, present, and future perspectives. *Electr. Power Syst. Res.* 230, 110288. doi:10.1016/j.epr.2024.110288
- Nyamathulla, S., and Chittathuru, D. (2023). A review of multilevel inverter topologies for grid-connected sustainable solar photovoltaic systems. *Sustainability* 15, 13376. doi:10.3390/su151813376
- Omer, P., Kumar, J., and Singh Surjan, B. (2020a). A review on reduced switch count multilevel inverter topologies. *IEEE Access* 8, 22281–22302. doi:10.1109/access.2020.2969551
- Omer, P., Kumar, J., and Surjan, B. S. (2020b). A review on reduced switch count multilevel inverter topologies. *IEEE Access* 8, 22281–22302. doi:10.1109/access.2020.2969551
- Prasad, D., and Dhanamjayulu, C. (2022). Reduced voltage stress asymmetrical multilevel inverter with optimal components. *IEEE Access* 10, 53546–53559. doi:10.1109/access.2022.3176110
- Prasad, D., Dhanamjayulu, C., Padmanaban, S., Holm-Nielsen, J. B., Blaabjerg, F., and Khasim, S. R. (2021). Design and implementation of 31-level asymmetrical inverter with reduced components. *IEEE Access* 9, 22788–22803. doi:10.1109/access.2021.3055368
- Rahimi, T., Fallah, M., Pashajavid, E., Pou, J., Arefi, A., and Loo, K. H. (2023). Single-phase 15-level inverters for uninterruptible power supply applications: fault-tolerant strategies. *IEEE Trans. Consumer Electron.* 69 (4), 1055–1067. doi:10.1109/tce.2023.3320632
- Rao, S. N., Kumar, D. V. A., and Babu, C. S. (2018). Grid connected distributed generation system with high voltage gain cascaded DC-DC converter fed asymmetric multilevel inverter topology. *Int. J. Electr. Comput. Eng.* 8 (6), 4047. doi:10.11591/ijece.v8i6.pp4047-4059
- Sabyasachi, S., Borghate, V. B., and Maddugari, S. K. (2020). A 21-level bipolar single-phase modular multilevel inverter. *J. Circuits, Syst. Comput.* 29 (1), 2050004. doi:10.1142/s0218126620500048
- Samadaei, E., Gholamian, S. A., Sheikholeslami, A., and Adabi, J. (2016). An envelope type (E-type) module: asymmetric multilevel inverters with reduced components. *IEEE Trans. Ind. Electron.* 63 (11), 7148–7156. doi:10.1109/tie.2016.2520913
- Samadaei, E., Sheikholeslami, A., Gholamian, S. A., and Adabi, J. (2018). A square T-type (ST-type) module for asymmetrical multilevel inverters. *IEEE Trans. Power Electron.* 33 (2), 987–996. doi:10.1109/tpel.2017.2675381
- Sarwer, Z., Siddique, M. D., Iqbal, A., Sarwar, A., and Mekhilef, S. (2020). An improved asymmetrical multilevel inverter topology with reduced semiconductor device count. *Int. Trans. Electr. Energy Syst.* 30, e12587. doi:10.1002/2050-7038.12587
- Shaik, N., Chittathuru, D., and Muyeen, S. M. (2023)1944. An overview of multilevel inverters lifetime assessment for grid-connected solar photovoltaic applications. *Electronics* 12 (8), 1944. doi:10.3390/electronics12081944
- Shaik, N., and Dhanamjayulu, C. (2021). "Design of 17-level inverter with reduced switch count," in 2021 innovations in power and advanced computing technologies (i-PACT) (IEEE), 1–8.
- Siddique, M. D., Iqbal, A., Memon, M. A., and Mekhilef, S. (2020). A new configurable topology for multilevel inverter with reduced switching components. *IEEE Access* 8, 188726–188741. doi:10.1109/access.2020.3030951
- Siddique, M. D., Mekhilef, S., Shah, N. M., and Memon, M. A. (2019). Optimal design of a new cascaded multilevel inverter topology with reduced switch count. *IEEE Access* 7, 24498–24510. doi:10.1109/access.2019.2890872
- Sinha, A., Jana, K. C., and Das, M. K. (2018). An inclusive review on different multilevel inverter topologies, their modulation and control strategies for a grid connected photovoltaic system. *Sol. Energy* 170, 633–657. doi:10.1016/j.solener.2018.06.001
- Tayyab, M., Sarwar, A., Murshid, S., Tariq, M., Al-Durra, A., and Bakhsh, F. I. (2023). Active and reactive power control of grid connected single-phase asymmetrical eleven-level inverter. *IET Generation, Transm. and Distribution* 17 (3), 632–644. doi:10.1049/gtd2.12442
- Tayyab, M., Sarwar, A., Murshid, S., Tariq, M., Urooj, S., and Khan, B. (2022). Grid-connected operation and control of single phase asymmetrical multilevel inverter for distributed power generation. *IET Renew. Power Gener.* 16 (16), 3629–3642. doi:10.1049/rpg2.12581
- Thakre, K., Mohanty, K. B., Chatterjee, A., and Kommukuri, V. S. (2019). A modified circuit for symmetric and asymmetric multilevel inverter with reduced components count. *Int. Trans. Electr. Energy Syst.* 29 (6), e12011. doi:10.1002/2050-7038.12011

## Nomenclature

$\alpha$	weight coefficient value	$V_{Sbi}$	voltage stress on bidirectional switch
$E_{on}, E_{off}$	energy consumption of on-off switches	$P_{Total}$	total power loss
STM	standard testing measurement	G	irradiance
$R_{se}, R_{pa}$	series and shunt resistances of the PV cell equivalent circuit	$V_{cr}$	carrier signal voltage
K	Boltzmann constant	$T_R$	reference temperature
T	temperature	$N_{Swi}/N_{Dri}$	number switches/number of gate driver circuits
$\delta$	duty cycle of boost converter	$V_{Swi}$	voltage across the $i^{th}$ switch
$f_s$	switching frequency	FR <sub>T</sub>	failure rate
THD	total harmonic distortion	$N_{Cap}/N_{Dio}$	number capacitors/number of diodes
$CF/N_{Lev}$	cost function per level	$R_{Swi}/R_{Dio}$	resistance of the switch/resistance of diode
TSV <sub>pu</sub>	total standing voltage per unit	$V_m$	maximum voltage of the reference signal
$V_{OC}$	open-circuit voltage of the PV module	$M_a$	modulation index
$I_{SC}$	short-circuit current of the PV module	$V_{dc}$	DC source voltage
$I_{Di}$	saturation current of a diode	$N_{Lev}/N_{DC}$	number of levels/number of DC sources
MPPT	maximum power point tracking	$\beta$	power switch specification constant
EINC	enhanced incremental conductance	$P_{swi}$	switching power losses
P&O	perturb and observe	$P_{cond}$	conduction power losses
$V_{Suni}$	voltage stress on unidirectional switch	$P_{outp}$	output power
$V_{ref}$	reference voltage	$P_{inp}$	input power
$\lambda_T$	total failure rate	$i_m$	maximum output current
$\lambda_{ps}/\lambda_{pd}/\lambda_{pc}$	failure rate of switches/failure rate of diodes/failure rate of capacitors	$P_{CSW}/P_{CD}$	conduction power loss of switches/conduction power loss of diodes
MTTF <sub>T</sub>	total mean time to failure	t	total time period
$V_{rms}/I_{rms}$	output RMS voltage and current	$t_{off}/t_{on}$	turn-off and turn-on timings